- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39411 > LTC2151CUP-14#PBF (LINEAR TECHNOLOGY CORP) 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 PDF資料下載
參數(shù)資料
| 型號： | LTC2151CUP-14#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40 |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 4005K |
| 代理商： | LTC2151CUP-14#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
23
21521014p
LTC2152-14/
LTC2151-14/LTC2150-14
Figure 12. Functional Equivalent of Digital Output Randomizer
Figure 13. Unrandomizing for Randomized
Digital Output Signal
APPLICATIONS INFORMATION
DATA FORMAT
Table 1 shows the relationship between the analog input
voltage, the digital data output bits and the overflow bit.
By default the output data format is offset binary. The 2’s
complement format can be selected by serially program-
ming mode control register A4.
Table 1. Output Codes vs Input Voltage
AIN+ – AIN–
(1.5V Range)
OF
D13-D0
(OFFSET BINARY)
D13-D0
(2’s COMPLEMENT)
>0.75 V
+0.75V
+0.749908V
1
0
11 1111 1111 1111
11 1111 1111 1110
01 1111 1111 1111
01 1111 1111 1110
+0.0000915V
+0.000000V
–0.0000915V
–0.0001831V
0
10 0000 0000 0001
10 0000 0000 0000
01 1111 1111 1111
01 1111 1111 1110
00 0000 0000 0001
00 0000 0000 0000
11 1111 1111 1111
11 1111 1111 1110
–0.7499084V
–0.75V
< –0.75V
0
1
00 0000 0000 0001
00 0000 0000 0000
10 0000 0000 0001
10 0000 0000 0000
Digital Output Randomizer
Interference from the A/D digital outputs is sometimes
unavoidable.Digitalinterferencemaybefromcapacitiveor
inductive coupling or coupling through the ground plane.
Even a tiny coupling factor can cause unwanted tones
in the ADC output spectrum. By randomizing the digital
output before it is transmitted off-chip, these unwanted
tones can be randomized, which reduces the unwanted
tone amplitude.
The digital output is randomized by applying an exclu-
sive-OR logic operation between the LSB and all other
data output bits. To decode, the reverse operation is
applied—an exclusive-OR operation is applied between
the LSB and all other bits. The LSB, OF and CLKOUT out-
puts are not affected. The output randomizer is enabled
by serially programming mode control register A4.
CLKOUT
OF
D13/D0
D12/D0
D1/D0
D0
21521014 F12
OF
D13
D12
D1
D0
RANDOMIZER
ON
D13
FPGA
PC BOARD
D12
D1
D0
21521014 F13
D0
D1/D0
D12/D0
D13/D0
OF
CLKOUT
LTC215X-14
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2151IUP-14#PBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2151IUP-14#TRPBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2150IUP-14#PBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2150IUP-14#TRPBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2152CUP-14#PBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2151IUJ-12#PBF | 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 40QFN |
| LTC2151IUJ-12#TRPBF | 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 40QFN |
| LTC2151IUJ-14#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 14-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 14BIT SPI 210MSPS 40QFN |
| LTC2151IUJ-14#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 14-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 14BIT SPI 210MSPS 40QFN |
| LTC2151IUP-14PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit 250Msps/ 210Msps/170Msps ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復。