- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11577 > LTC1955EUH#TR (Linear Technology)IC SMART CARD INTERFC DUAL 32QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1955EUH#TR |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 3/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SMART CARD INTERFC DUAL 32QFN |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 控制器類型： | 智能卡接口 |
| 接口： | 4 線串行 |
| 電源電壓： | 1.7 V ~ 5.5 V |
| 電流 - 電源： | 10µA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-QFN 裸露焊盤（5x5） |
| 包裝： | 帶卷 (TR) |
LTC1955
11
1955fd
For more information www.linear.com/LTC1955
Table 4. Card A Communications Options
D12
D11
CARD A COMMUNICATION MODE
0
Nothing Selected
0
1
C4A Connected to DATA Pin
1
0
C8A Connected to DATA Pin
1
I/O A Connected to DATA Pin
Note that if a reset is initiated with both cards selected,
then both may give an answer to reset and collide on the
DATA line. No damage will occur but data could be lost
or corrupted.
Dynamic Pull-Up Current Sources
The current sources on the bidirectional pins (DATA, I/O
A/I/OB)aredynamicallyactivatedtoachieveafastrisetime
with a relatively small static current.* Once a bidirectional
pin is relinquished, a small start-up current begins to
charge the node. An edge rate detector determines if the
pin is released by comparing its slew rate with an internal
reference value. If a valid transition is detected, a large
pull-up current enhances the edge rate on the node. The
higher slew rate corroborates the decision to charge the
node thereby affecting a dynamic form of hysteresis.
Clock Channels
As described in the section Serial Port, the LTC1955 sup-
ports both synchronous and asynchronous smart cards.
On start-up, or when bits D13-D15 for card A and bits
D5-D7 for card B are set to 0s, the clock channel is in
synchronous mode. The remaining modes are used for
asynchronous cards.
In synchronous mode, the CLK A/CLK B pins follow the
SYNC pin for a channel that is selected. If a channel is
deselected (via the serial port), the CLK A/CLK B line for
that channel is latched at its current value.
Inasynchronousmode,theCLKA/CLKBpinsfolloweither
the ASYNC pin (÷1 mode) or a divided version of this pin.
The CLK A/CLK B pins can also be stopped high or low.
The available divider ratios include ÷2, ÷4 and ÷8. When
switching between divider ratios, the internal selection
circuitry ensures that no spikes or glitches appear on the
CLK A/CLK B pins. Consequently, it may take up to 8 clock
pulses for the clock frequency change command to take
affect. Synchronization circuitry ensures that no glitches
occur when entering or exiting one of the stop modes.
For example, when entering stop low mode, the selection
circuitry waits for the next falling edge of the respective
CLK A/CLK B signal to make the change. Likewise, if stop
high is selected, it will occur on the next rising edge.
Deselection of an asynchronous card does not affect its
CLK A/CLK B pin. Its clock can be started, stopped or its
divider ratio changed at any time.
To clean up the duty cycle of the incoming clock in asyn-
chronous applications, any of the clock divider modes ÷2,
÷4 or ÷8 will yield a very nearly 50% duty cycle.
Additionalsynchronizationcircuitrypreventsglitchesfrom
occurringwhenswitchingbetweensynchronousmodeand
asynchronous mode. Because of this circuitry, two edges
(a falling edge followed by a rising edge) are necessary
at the CLK pin to switch modes from asynchronous to
synchronous. For example, if clock stop mode is engaged,
the clock channel will not change modes until clock stop
mode is disengaged.
Anycombinationofcards,synchronousorasynchronous,
can be used as both channels can be set to any of the
clock modes or divider ratios independently.
Both SYNC and ASYNC inputs are independently level
shifted to the appropriate voltage for the CLK A/CLK B
pins (5V, 3V, 1.8V).
Reset Channels
When a card is selected, the reset channels provide a level
shifted path from the RIN pin to the RST A/RST B pins.
When a card is deselected, its RST A/RST B pin is latched
at the current value of RIN.
–
+
dv
dt
VREF
LOCAL
SUPPLY
BIDIRECTIONAL
PIN
1955 F02
ISTART
Figure 2. Dynamic Pull-Up Current Sources
operaTion
* U.S. Patent No. 6,356,140
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-26B-CV-S | CONVERTER MOD DC/DC 95V 150W |
| LTC4267IGN#TRPBF | IC POE 802.3AF INTERFACE 16SSOP |
| LTC4267CGN#PBF | IC POE 802.3AF INTERFACE 16SSOP |
| LTC4267CDHC#TRPBF | IC POE 802.3AF INTERFACE 16-DFN |
| LTC4267CGN#TRPBF | IC POE 802.3AF INTERFACE 16SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1955IUH#PBF | 功能描述:IC SMART CARD INTERFACE DL 32QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC1955IUH#TRPBF | 功能描述:IC SMART CARD INTERFACE DL 32QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC1957-1EMS8 | 功能描述:IC RF PWR CONTRLLR SINGLE 8-MSOP RoHS:否 類別:RF/IF 和 RFID >> RF 電源控制器 IC 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- RF 型:GSM 頻率:450MHz ~ 2GHz 特點(diǎn):四頻帶 封裝/外殼:8-VFBGA 供應(yīng)商設(shè)備封裝:8-MicroSMD（1.51x1.51） 包裝:帶卷 (TR) 其它名稱:LMV243BLX |
| LTC1957-1EMS8#PBF | 功能描述:IC RF PWR CONTRLLR SINGLE 8-MSOP RoHS:是 類別:RF/IF 和 RFID >> RF 電源控制器 IC 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- RF 型:GSM 頻率:450MHz ~ 2GHz 特點(diǎn):四頻帶 封裝/外殼:8-VFBGA 供應(yīng)商設(shè)備封裝:8-MicroSMD（1.51x1.51） 包裝:帶卷 (TR) 其它名稱:LMV243BLX |
| LTC1957-1EMS8#TR | 功能描述:IC RF PWR CONTRLLR SINGLE 8-MSOP RoHS:否 類別:RF/IF 和 RFID >> RF 電源控制器 IC 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- RF 型:GSM 頻率:450MHz ~ 2GHz 特點(diǎn):四頻帶 封裝/外殼:8-VFBGA 供應(yīng)商設(shè)備封裝:8-MicroSMD（1.51x1.51） 包裝:帶卷 (TR) 其它名稱:LMV243BLX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。