參數(shù)資料
型號(hào): LT2435CGN#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 1-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
封裝: 0.150 INCH, LEAD FREE, PLASTIC, SSOP-16
文件頁(yè)數(shù): 11/40頁(yè)
文件大小: 458K
代理商: LT2435CGN#PBF
LTC2435/LTC2435-1
19
24351fb
latched on the 24th rising edge of SCK. On the 24th falling
edge of SCK, the device begins a new conversion. SDO
goes HIGH (EOC = 1) indicating a conversion is in progress.
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Alternatively, CS may be driven HIGH setting SDO to Hi-Z.
As described above, CS may be pulled LOW at any time in
order to monitor the conversion status.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first rising edge and the
24th falling edge of SCK, see Figure 9. On the rising edge
of CS, the device aborts the data output state and imme-
diately initiates a new conversion. This is useful for sys-
tems not requiring all 24 bits of output data, aborting an
invalid conversion cycle or synchronizing the start of a
conversion.
External Serial Clock, 2-Wire I/O
This timing mode utilizes a 2-wire serial I/O interface. The
conversion result is shifted out of the device by an exter-
nally generated serial clock (SCK) signal, see Figure 10. CS
may be permanently tied to ground, simplifying the user
interface or isolation barrier.
External Serial Clock, Single Cycle Operation
(SPI/MICROWIRE Compatible)
This timing mode uses an external serial clock to shift out
the conversion result and a CS signal to monitor and
control the state of the conversion cycle, see Figure 8.
The serial clock mode is selected on the falling edge of CS.
To select the external serial clock mode, the serial clock pin
(SCK) must be LOW during each CS falling edge.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
While CS is pulled LOW, EOC is output to the SDO pin.
EOC = 1 while a conversion is in progress and EOC = 0 if
the conversion is over. With CS HIGH, the device auto-
matically enters the sleep state once the conversion is
complete.
When CS is low, the device enters the data output mode.
The result is held in the internal static shift register until
the first SCK rising edge is seen while CS is LOW. Data is
shifted out the SDO pin on each falling edge of SCK. This
enables external circuitry to latch the output on the rising
edge of SCK. EOC can be latched on the first rising edge
of SCK and the last bit of the conversion result can be
APPLICATIO S I FOR ATIO
WU
U
Figure 8. External Serial Clock, Single Cycle Operation
EOC
BIT 23
SDO
SCK
(EXTERNAL)
CS
TEST EOC
LSB
MSB
SIG
BIT 0
BIT 5
BIT 19
BIT 18
BIT 20
BIT 21
BIT 22
SLEEP
DATA OUTPUT
CONVERSION
2435 F08
CONVERSION
= 50Hz REJECTION (LTC2435)
= EXTERNAL OSCILLATOR
= 60Hz REJECTION (LTC2435)
= 50Hz/60Hz REJECTION (LTC2435-1)
Hi-Z
VCC
TEST EOC
VCC
FO
REF+
REF
SCK
IN+
IN
SDO
GND
CS
214
3
4
13
5
6
12
1, 7, 8, 9, 10, 15, 16
11
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG INPUT RANGE
–0.5VREF TO 0.5VREF
1
μF
2.7V TO 5.5V
LTC2435/
LTC2435-1
3-WIRE
SPI INTERFACE
相關(guān)PDF資料
PDF描述
LT2435IGN#PBF 1-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
LT280A SPECIALTY ANALOG CIRCUIT, PDSO4
LT3407IDD-2 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10
LT3407IMSE-2#PBF 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10
LT3407IDD-2#TRPBF 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LT24512-15E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
LT2462-SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
LT2462XX-SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
LT24701DBB#PBF 制造商:IC'S/TRANSISTORS/DIO 功能描述: 制造商:IC'S/TRANSISTORS/DIODES 功能描述:
LT24DP 制造商:UNBRANDED 功能描述:24MM SWIFT SPLICE LEADER TAPE (2000/BX)