- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10694 > LT1671CMS8#PBF (Linear Technology)IC COMPARATOR 60NS LOW PWR 8MSOP PDF資料下載
參數(shù)資料
| 型號： | LT1671CMS8#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 0K |
| 描述： | IC COMPARATOR 60NS LOW PWR 8MSOP |
| 標準包裝： | 50 |
| 類型： | 帶鎖銷 |
| 元件數(shù)： | 1 |
| 輸出類型： | CMOS，補充型，TTL |
| 電壓 - 輸入偏移（最小值）： | 2.5mV @ ±5V |
| 電流 - 輸入偏壓（最小值）： | 0.28µA @ ±5V |
| 電流 - 輸出（標準）： | 20mA |
| 電流 - 靜態(tài)（最大值）： | 800µA |
| CMRR, PSRR（標準）： | 100dB CMRR，85dB PSRR |
| 傳輸延遲（最大）： | 80ns |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 安裝類型： | 表面貼裝 |
| 包裝： | 管件 |
7
LT1671
APPLICATIONS INFORMATION
WU
U
Common Mode Considerations
The LT1671 is specified for a common mode range of – 5V
to 3.5V on a
±5V supply or a common mode range of 0V
to 3.5V on a single 5V supply. A more general consider-
ation is that the common mode range is 0V below the
negative supply and 1.5V below the positive supply, inde-
pendent of the actual supply voltage. The criterion for
common mode limit is that the output still responds
correctly to a small differential input signal.
When either input signal falls below the negative common
mode limit, the internal PN diode formed with the sub-
strate can turn on, resulting in significant current flow
through the die. An external Schottky clamp diode
between the input and the negative rail can speed up
recovery from negative overdrive by preventing the sub-
strate diode from turning on.
The zero crossing detector in Figure 1 demonstrates the
use of a fast clamp diode. The zero crossing detector
terminates the transmission line at its 50
characteristic
impedance. Negative inputs should not fall below –2V to
keep the signal current within the clamp diode’s maximum
forward rating. Positive inputs should not exceed the
devices absolute maximum ratings nor the power rating
on the terminating resistor.
5V
1671 F01
–
+
LT1671
Q
CABLE
RT
50
VIN
RS
50
1N5712
Figure 1. Fast Zero Crossing Detector
Either input may go above the positive common mode
limit without damaging the comparator. The upper voltage
limit is determined by an internal diode from each input to
the positive supply. The input may go above the positive
supply as long as it does not go far enough above it to
conduct more than 10mA. Functionality will continue if the
remaining input stays within the allowed common mode
range. There will, however, be an increase in propagation
delay as the input signal switches back into the common
mode range.
Input Bias Current
Input bias current is measured with the output held at
1.4V. As with any PNP differential input stage, the LT1671
bias current flows out of the device. It will go to zero on an
input which is high and double on an input which is low.
LATCH Pin Dynamics
The LATCH pin is intended to retain input data (output
latched) when the LATCH pin goes high. The pin will float
to a high state when disconnected, so a flow-through
condition requires that the LATCH pin be grounded. The
LATCH pin is designed to be driven with either a TTL or
CMOS output. It has no built-in hysteresis.
To guarantee data retention, the input signal must remain
valid at least 35ns after the latch goes high (hold time), and
must be valid at least – 15ns before the latch goes high
(setup time). The negative setup time simply means that
the data arriving 15ns after (rather than before) the latch
signal is valid. When the latch signal goes low, new data
will appear at the output in approximately 60ns (latch
propagation delay).
Measuring Response Time
To properly measure the response of the LT1671 requires
an input signal source with very fast rise times and
exceptionally clean settling characteristics. The last
requirement comes about because the standard compara-
tor test calls for an input step size that is large compared
to the overdrive amplitude. Typical test conditions are
100mV step size with 5mV overdrive. This requires an
input signal that settles to within 1% (1mV) of final value
in only a few nanoseconds with no ringing or settling tail.
Ordinary high speed pulse generators are not capable of
generating such a signal, and in any case, no ordinary
oscilloscope is capable of displaying the waveform to
check its fidelity. Some means must be used to inherently
generate a fast, clean edge with known final value. The
circuit shown in Figure 2 is the best electronic means of
generating a fast, clean step to test comparators. It uses
a very fast transistor in a common base configuration. The
transistor is switched off with a fast edge from the genera-
tor and the collector voltage settles to exactly 0V in just a
few nanoseconds. The most important feature of this
相關PDF資料 |
PDF描述 |
|---|---|
| VE-20X-IX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
| LTC2482CDD#PBF | IC ADC 16BIT 10-DFN |
| LT1011IS8#TRPBF | IC VOLTAGE COMPARATOR 5V 8-SOIC |
| LT1011IS8#TR | IC COMPARATOR VOLTAGE 5V 8SOIC |
| LTC2365ITS8#TRMPBF | IC ADC 12BIT 1MSPS TSOT23-8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LT1671CS8 | 功能描述:IC COMP GRND-SENSNG LOWPWR 8SOIC RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:25 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:CMOS，開路漏極，TTL 電壓 - 電源，單路/雙路(±):2 V ~ 11 V，±1 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:10mV @ 5V 電流 - 輸入偏壓（最小值）:- 電流 - 輸出（標準）:0.015mA @ 5V 電流 - 靜態(tài)（最大值）:8.5µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:12µs 磁滯:50mV 工作溫度:0°C ~ 70°C 封裝/外殼:16-DIP（0.300"，7.62mm） 安裝類型:通孔 包裝:管件 |
| LT1671CS8#PBF | 功能描述:IC COMP GRND-SENSNG LOWPWR 8SOIC RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標準）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標準）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| LT1671CS8#PBF | 制造商:Linear Technology 功能描述:Micropower Comparator IC |
| LT1671CS8#TR | 功能描述:IC COMPARATOR 60NS LOW PWR 8SOIC RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:25 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:CMOS，開路漏極，TTL 電壓 - 電源，單路/雙路(±):2 V ~ 11 V，±1 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:10mV @ 5V 電流 - 輸入偏壓（最小值）:- 電流 - 輸出（標準）:0.015mA @ 5V 電流 - 靜態(tài)（最大值）:8.5µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:12µs 磁滯:50mV 工作溫度:0°C ~ 70°C 封裝/外殼:16-DIP（0.300"，7.62mm） 安裝類型:通孔 包裝:管件 |
| LT1671CS8#TRPBF | 功能描述:IC COMP GRND-SENSNG LOWPWR 8SOIC RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:25 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:CMOS，開路漏極，TTL 電壓 - 電源，單路/雙路(±):2 V ~ 11 V，±1 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:10mV @ 5V 電流 - 輸入偏壓（最小值）:- 電流 - 輸出（標準）:0.015mA @ 5V 電流 - 靜態(tài)（最大值）:8.5µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:12µs 磁滯:50mV 工作溫度:0°C ~ 70°C 封裝/外殼:16-DIP（0.300"，7.62mm） 安裝類型:通孔 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。