- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377692 > LT1185I (Linear Technology Corporation) 9-Bit Odd/Even Parity Generators/Checkers 14-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號： | LT1185I |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 9-Bit Odd/Even Parity Generators/Checkers 14-SOIC 0 to 70 |
| 中文描述： | 低壓差穩(wěn)壓器 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 211K |
| 代理商： | LT1185I |
7
LT1185
APPLICATIU
Large output capacitors (electrolytic or solid tantalum)
will not cause the LT1185 to oscillate, but they will cause
a damped “ringing” at light load currents where the ESR
of the capacitor is several orders of magnitude lower than
the load resistance. This ringing only occurs as a result of
transient load or line conditions and normally causes no
problems because of its low amplitude (
≤
25mV).
U
W
U
Heat Sinking
The LT1185 will normally be used with a heat sink. The size
of the heat sink is determined by load current, input and
output voltage, ambient temperature, and the thermal
resistance of the regulator, junction-to-case (
θ
JC
). The
LT1185 has two separate values for
θ
JC
: one for the power
transistor section, and a second, lower value for the
control section. The reason for two values is that the
power transistor is capable of operating at higher continu-
ous temperature than the control circuitry. At low power
levels, the two areas are at nearly the same temperature,
and maximum temperature is limited by the control area.
At high power levels, the power transistor will be at a
significantly higher temperature than the control area
and its maximum operating temperature will be the
limiting factor.
To calculate heat sink requirements, you must solve a
thermal resistance formula twice, one for the power
transistor and one for the control area. The lowestvalue
obtained for heat sink thermal resistance must be used. In
these equations, two values for maximum junction tem-
perature and junction-to-case thermal resistance are used,
as given in Electrical Specifications.
θ
HS
= (T
JMAX
– T
AMAX
)
P
θ
HS
= Maximum heat sink thermal resistance
θ
JC
= LT1185 junction-to-case thermal resistance
θ
CHS
= Case-to-heat sink (interface) thermal
resistance, including any insulating washers
T
JMAX
= LT1185 maximum operating junction
temperature
T
AMAX
= Maximum ambient temperature in
customers application
P = Device dissipaton
= (V
IN
– V
OUT
) (I
OUT
) +I
OUT
Example:
A commercial version of the LT1185 in the
TO-220 package is to be used with a maximum ambient
temperature of 60
°
C. Output voltage is 5V at 2A. Input
voltage can vary from 6V to 10V. Assume an interface
resistance of 1
°
C/W.
First solve for control area, where the maximum junction
temperature is 125
°
C for the TO-220 package, and
θ
JC
= 1
°
C/W:
P = (10V – 5V) (2A) +40(10V) = 10.5W
Next, solve for power transistor limitation, with
T
JMAX
= 150
°
C,
θ
JC
= 3
°
C/W:
The lowest number must be used, so heat sink resistance
must be less than 4.2
°
C/W.
Some heat sink data sheets show graphs of heat sink
temperature rise vs power dissipation instead of listing a
value for thermal resistance. The formula for
θ
HS
can be
rearranged to solve for maximum heat sink temperature
rise:
T
HS
= T
JMAX
– T
AMAX
– P(
θ
JC
+
θ
CHS
)
Using numbers from the previous example:
T
HS
= 125
°
C – 60 – 10.5(1 + 1) = 44
°
C control
section
T
HS
= 150
°
C – 60 – 10.5(3 + 1) = 48
°
C power
transistor
The smallest rise must be used, so heat sink temperature
rise must be less than 44
°
C at a power level of 10.5W.
For board level applications, where heat sink size may be
critical, one is often tempted to use a heat sink which
barely meets the requirements. This is permissible if
correct assumptions were made concerning maximum
ambient temperature and power levels. One complicating
θ
HS
=
125°C – 60°C
10.5W
– 1°C/W – 1°C/W = 4.2°C/W
θ
HS
= 150 – 60
10.5
– 3 – 1 = 4.6°C/W
–
θ
JC
–
θ
CHS
.
IN
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1185IT | 9-Bit Odd/Even Parity Generators/Checkers 14-SOIC 0 to 70 |
| LT1185M | 9-Bit Odd/Even Parity Generators/Checkers 14-SOIC 0 to 70 |
| LT1185MK | 9-Bit Odd/Even Parity Generators/Checkers 14-SOIC 0 to 70 |
| LT1185 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| LT1186 | 9-Bit Odd/Even Parity Generators/Checkers 14-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT1185IQ | 制造商:Linear Technology 功能描述:LDO Regulator Neg/Pos -2.5V to -25V2.5V to 25V 3A 6-Pin(5+Tab) DDPAK |
| LT1185IQ#PBF | 功能描述:IC REG LDO NEG ADJ 3A 5-DD RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):正，固定式 輸出電壓:8V 輸入電壓:10.5 V ~ 23 V 電壓 - 壓降（標(biāo)準(zhǔn)）:1.7V @ 40mA 穩(wěn)壓器數(shù)量:1 電流 - 輸出:100mA（最小值） 電流 - 限制（最小）:- 工作溫度:0°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1075 (CN2011-ZH PDF) 其它名稱:296-24390-1 |
| LT1185IQ#PBF | 制造商:Linear Technology 功能描述:VOLTAGE REGULATOR LDO ADJ 3 制造商:Linear Technology 功能描述:VOLTAGE REGULATOR, LDO, ADJ, 3A, TO-263- |
| LT1185IQ#TR | 制造商:Linear Technology 功能描述:LDO Regulator Neg/Pos -2.5V to -25V2.5V to 25V 3A 6-Pin(5+Tab) DDPAK T/R |
| LT1185IQ#TRPBF | 功能描述:IC REG LDO NEG ADJ 3A 5-DD RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):正，固定式 輸出電壓:3V 輸入電壓:2.3 V ~ 5.5 V 電壓 - 壓降（標(biāo)準(zhǔn)）:0.035V @ 150mA 穩(wěn)壓器數(shù)量:2 電流 - 輸出:150mA 電流 - 限制（最小）:300mA 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-UFDFN 裸露焊盤，6-TMLF? 供應(yīng)商設(shè)備封裝:6-TMLF?（1.6x1.6） 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1104 (CN2011-ZH PDF) 其它名稱:576-3018-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。