- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378652 > LS7210 (LSI Corporation) PROGRAMMABLE DIGITAL DELAY TIMER PDF資料下載
參數(shù)資料
| 型號(hào)： | LS7210 |
| 廠(chǎng)商： | LSI Corporation |
| 英文描述： | PROGRAMMABLE DIGITAL DELAY TIMER |
| 中文描述： | 可編程數(shù)字延遲計(jì)時(shí)器 |
| 文件頁(yè)數(shù)： | 1/4頁(yè) |
| 文件大小： | 49K |
| 代理商： | LS7210 |
PROGRAMMABLE DIGITAL DELAY TIMER
February 1998
FEATURES:
Programmable Delay from 6 ms to "Infinity"
Can be Cascaded for Sequential Events or Extended Delay
+4.75V to +15V Operation (Vss -V
DD
)
On Chip Oscillator or External Clock time base
High Noise Immunity
LS7210 (DIP), LS7210-S (SOIC)-See Figure 1
DESCRIPTION:
The LS7210 is a monolithic MOS integrated circuit programmable
digital timer that can generate a delay in the range of 6ms to infinity.
The delay is programmed by 5 binary weighted input bits in combina-
tion with the time base provided. The chip can be operated in four
different modes: Delayed Operate, Delayed Release, Dual Delay
and One Shot. These modes are selected by the control inputs A
and B.
INPUT/OUTPUT DESCRIPTION:
OSCILLATOR Input
(Pin 5)
The frequency of the internal oscillator is set by an RC network con-
nected to the OSC input, as shown in Figure 2. The nominal os-
cillator frequency, f, at room temperature is given by f
≈
1/RC where R
values range from a minimum of 47K
to a maximum 3M
.
NOTE:
Oscillation accuracy from chip to chip for a fixed value of RC,
is + 10%. (Parts can supplied to tighter tolerances.)
EXTERNAL CLOCK Input
(Pin 6)
If the internal oscillator is not used, the chip can be driven by an ex-
ternal clock applied to this input.
CLOCK SELECT Input
(Pin 4)
The internal oscillator or the external clock is selected by the proper
logic level applied to this input. A logic 1 selects the external clock
and logic 0 selects the internal oscillator. (See Note 1)
TRIGGER Input
(Pin 3)
A positive or a negative transition at the trigger input initiates a delay
in turning on or off the output. A negative transition always turns on
the output with or without delay depending on the selected mode. A
positive transition at the trigger input always turns off the output (with
the exception of one-shot mode) with or without delay depending on
the selected mode. The delay is a function of the time base fre-
quency and the weighting factor programmed at the weighting bit in-
puts. The trigger input is clocked into the input latch with the neg-
ative edge of the selected time base clock. All timings begin after the
latch has been set up. (See Note 1)
WEIGHTING FACTOR Inputs, WB0-WB4
(Pins 12-8)
A delay from the trigger input to the output is programmed by ap-
plying 1's complement binary weighted numbers at these 5 inputs.
(See Note 1) The exact equation for the delay is:
Delay
= (1 + 1, 023N)
f
= Oscillation Frequency
f
N
= Weighting Factor
TABLE 1. WEIGHTING BITS ASSIGNMENTS
INPUTS VALUE
WB0
WB1
WB2
WB3
WB4
1
2
4
8
16
Example
: For a weighting factor of 25, inputs WB4, WB3, and
WB0 should be programmed to logic 0.
MODE SELECT Inputs A, B
(Pins 2, 1)
The chip can be programmed to operate in four different modes
by applying the logic levels to inputs A and B as indicated in
Table 2. The mode select inputs are clocked into the input latch-
es with the negative edge of the time base clock. These inputs
should not be changed while a delay timing is in progress. (See
Note 1)
TABLE 2. MODE SELECTION
CONTROL MODE
A
B
1
1
1
0
0
1
0
0
Dual Delay
Delayed Release
Delayed Operate
One Shot
OUT Output
(Pin 13)
The output is an open drain FET. To obtain proper switching of
the output between Logic 0 and 1 levels, an external pull down re-
sistor to V
DD
must be used. If the output is used only as a current
source, no such pull down is needed. The output is logically in-
verted with respect to the trigger input.
V
SS
, V
DD
(Pins 14, 9)
Supply voltage positive, negative terminals.
NOTE 1
: These inputs have internal pullup resistors.
1
2
3
4
5
6
7
14
L
13
12
11
10
9
8
L
B
A
TRIGGER
CLOCK SELECT
OSCILLATOR
EXTERNAL CLOCK
V
DD
(-V)
V
SS
(+V)
OUT
WB0
WB1
WB2
WB3
WB4
FIGURE 1
PIN ASSIGNMENT - TOP VIEW
7210-041700-1
LSI/CSI
LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405
LS7210
UL
A3800
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LS7211 | PROGRAMMABLE DIGITAL DELAY TIMER |
| LS7212 | PROGRAMMABLE DIGITAL DELAY TIMER |
| LS7231-7234 | TOUCH CONTROL LAMP DIMMER |
| LS7266R1 | 24-BIT DUAL-AXIS QUADRATURE COUNTER |
| LS7366 | 32 BIT QUADRATURE COUNTER WITH SERIAL INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LS7210 | 制造商:LSI COMPUTER SYSTEMS 功能描述:IC TIMER PROGRAMMABLE 7210 DIP14 |
| LS7211 | 制造商:LSI 制造商全稱(chēng):LSI 功能描述:PROGRAMMABLE DIGITAL DELAY TIMER |
| LS7211N | 制造商:LSI 制造商全稱(chēng):LSI 功能描述:PROGRAMMABLE DIGITAL DELAY TIMER |
| LS7211-S | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Delay Line |
| LS7212 | 制造商:LSI 制造商全稱(chēng):LSI 功能描述:PROGRAMMABLE DIGITAL DELAY TIMER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。