- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369813 > LPC2124 (NXP Semiconductors N.V.) Single Chip 32-bit Microcontroller Erratasheet PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC2124 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Single Chip 32-bit Microcontroller Erratasheet |
| 中文描述： | 單片32位微控制器Erratasheet |
| 文件頁(yè)數(shù)： | 5/9頁(yè) |
| 文件大?。?/td> | 134K |
| 代理商： | LPC2124 |
2004 November 8
5
LPC2124
Philips Semiconductors
Single Chip 32-bit Microcontroller
Erratasheet
ADC.5
Edge triggered ADC conversion start error
Introduction:
When the START field of the ADCR register contains 010-111 the EDGE bit in ADCR will determine
whether a conversion is started on a rising or falling edge of the selected CAP/MAT signal. EDGE=0
selects rising edge detection, EDGE=1 selects falling edge detection. (On CAP/MAT pin)
Problem:
If the state of the selected CAP/MAT signal is 1 and EDGE is set to detect rising edges (EDGE = 0)
or, if detection of falling edges is selected (EDGE = 1) and the state of the selected CAP/MAT signal
is 0, an ADC conversion will immediately be initiated when the START bits are written to. So the
first conversion behaves as a level triggered event rather than edge triggered.
Work-around:
Clear the selected CAP/MAT signal for EDGE = 0 or set the selected CAP/MAT signal for EDGE =
1 before writing 010-111 to START field. Alternatively, discard the first conversion after writing to
the start bits.
ADC.6
Writing to ADCR while conversion in progress
Introduction:
Writing to ADCR while a conversion is in progress should set the DONE bit and start a new
conversion.
Problem:
In actuality, if the ADCR is written to within 2.5 ADC_clock cycles, a new conversion is started but
the DONE bit is not set. If the ADCR is written to after 2.5 ADC_clocks, but within a conversion
time, the DONE bit is set within one ADC_clock and a new conversion is started.
work-around:
Do not write to ADCR until the conversion is complete.
SPI.1
Unintentional clearing of SPI interrupt flag
Introduction:
The SPI interrupt flag is set by the SPI interface to generate an interrupt. It is cleared by writing a
1 to this bit.
Problem:
A write to any register associated with the SPI peripheral will clear the SPI interrupt register.
work-around:
Avoid writing to SPI registers while transmissions are in progress or while SPI interrupts are
pending.
EXTINT.1
Corruption of VPBDIV via EXTPOLAR or EXTMODE
Introduction:
The VPBDIV register controls the rate of the VPB clock in relation to the processor clock.
EXTPOLAR and EXTMODE determine the operating parameters of the external interrupts.
Problem:
A write to either the external interrupt polarity register (EXTPOLAR) or the external interrupt mode
register (EXTMODE) will corrupt the VPBDIV register. A read of either EXTPOLAR or EXTMODE
will be corrupted BY the VPBDIV register. If VPBDIV is “1” or “2” prior to any write to EXTPOLAR
or EXTMODE, the CPU will hang up on the write to EXTPOLAR or EXTMODE.
work-around:
If VPBDIV is non-zero, write all zeroes to VPBDIV before reading or writing EXTMODE or
EXTPOLAR, then write the proper value back to VPBDIV. In most applications this is a known and
fixed value, but if there is a possibility of dynamic changes in VPBDIV, software will need to read
VPBDIV, write zero to VPBDIV, read or write EXTMODE and/or EXTPOLAR, and then rewrite the
value previously read from VPBDIV.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC2131 | Single-chip 16/32-bit microcontrollers; 32/64/512 kB ISP/IAP Flash with 10-bit ADC and DAC |
| LPC2132 | Single-chip 16/32-bit microcontrollers; 32/64/512 kB ISP/IAP Flash with 10-bit ADC and DAC |
| LPC2142 | Single-chip 16-bit/32-bit microcontrollers; up to 512 kB flash with ISP/IAP, USB 2.0 full-speed device, 10-bit ADC and DAC |
| LPC2141 | Single-chip 16-bit/32-bit microcontrollers; up to 512 kB flash with ISP/IAP, USB 2.0 full-speed device, 10-bit ADC and DAC |
| LPC2144 | Single-chip 16-bit/32-bit microcontrollers; up to 512 kB flash with ISP/IAP, USB 2.0 full-speed device, 10-bit ADC and DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2124FBD01 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC |
| LPC2124FBD64 | 制造商:NXP Semiconductors 功能描述:MCU 32BIT ARM7 256K FLASH LQFP64 |
| LPC2124FBD64,151 | 功能描述:ARM微控制器 - MCU PREF PART LPC2124FBD64/01-S RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2124FBD64/00 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC |
| LPC2124FBD64/01 | 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-64 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-64, Controller Family/Series:LPC2100, Core Size:16 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-64, Controller Family/Series:LPC2100, Core Size:16bit / 32bit, No. of I/O's:46, Supply Voltage Min:1.65V, Supply Voltage Max:1.95V, Digital IC Case Style:LQFP, No. of Pins:64, Program Memory Size:256KB, |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。