參數(shù)資料
型號: LP2995MX
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: DDR Termination Regulator
中文描述: BUS TERMINATOR SUPPORT CIRCUIT, PDSO8
封裝: SOP-8
文件頁數(shù): 3/13頁
文件大?。?/td> 291K
代理商: LP2995MX
Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 1)
PVIN, AVIN, VDDQ to GND
Storage Temp. Range
Junction Temperature
SO-8 Thermal Resistance (
θ
JA
)
LLP-16 Thermal Resistance (
θ
JA
)
0.3V to +6V
65C to +150C
150C
151C/W
51C/W
Lead Temperature (Soldering, 10 sec)
ESD Rating (Note 7)
260C
1kV
Operating Range
Junction Temp. Range (Note 5)
AVIN to GND
PVIN to GND
0C to +125C
2.2V to 5.5V
2.2V to AVIN
Electrical Characteristics
type
apply over the full
Operating Temperature Range
(T
J
= 0C to +125C). Unless otherwise specified,
AVIN = PVIN = 2.5V, VDDQ = 2.5V (Note 6).
Specifications with standard typeface are for T
J
= 25C and limits in
boldface
Symbol
Parameter
Conditions
Min
1.21
15
20
Typ
1.235
0
Max
1.26
15
20
Units
V
mV
V
REF
VOS
VTT
V
REF
Voltage
V
TT
Output Voltage Offset
I
REF_OUT
= 0mA
I
OUT
= 0A
(Note 2)
I
OUT
= 0 to 1.5A
I
OUT
= 0 to 1.5A
I
REF
= 5μA to +5μA
V
TT
/V
TT
Load Regulation
(Note 3)
0.5
0.5
5
100
250
%
Z
VREF
Z
VDDQ
I
q
V
REF
Output Impedance
VDDQ Input Impedance
Quiescent Current
k
k
μA
I
OUT
= 0A
(Note 4)
400
Note 1:
Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating range indicates conditions for which the device is
intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and test conditions see Electrical Characteristics. The
guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed
test conditions.
Note 2:
V
TT
offset is the voltage measurement defined as V
TT
subtracted from V
REF
.
Note 3:
Load regulation is tested by using a 10ms current pulse and measuring V
TT
.
Note 4:
Quiescent current defined as the current flow into AVIN.
Note 5:
At elevated temperatures, devices must be derated based on thermal resistance. The device in the SO-8 package must be derated at
θ
JA
= 151 C/W
junction to ambient with no heat sink. The device in the LLP-16 must be derated at
θ
JA
= 51 C/W junction to ambient.
Note 6:
Limits are 100% production tested at 25C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control
(SQC) methods. The limits are used to calculate National’s Average Outgoing Quality Level (AOQL).
Note 7:
The human body model is a 100pF capacitor discharged through a 1.5k
resistor into each pin.
L
www.national.com
3
相關(guān)PDF資料
PDF描述
LP2995MR DDR Termination Regulator
LP2995M DDR Termination Regulator
LP2995LQ DDR Termination Regulator
LP2995MRX DDR Termination Regulator
LP2995 Hex Inverters 14-SO -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LP2995MX/J7001045 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
LP2995MX/NOPB 功能描述:低壓差穩(wěn)壓器 - LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
LP2995MX-NOPB 制造商:Texas Instruments 功能描述:
LP2996AMR/NOPB 功能描述:DDR Terminator PMIC 8-SO PowerPad 制造商:texas instruments 系列:- 包裝:管件 零件狀態(tài):有效 應(yīng)用:DDR 端接器 電流 - 電源:320μA 電壓 - 電源:2.2 V ~ 5.5 V 工作溫度:0°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-PowerSOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SO PowerPad 標(biāo)準(zhǔn)包裝:95
LP2996AMRX/NOPB 功能描述:DDR Terminator PMIC 8-SO PowerPad 制造商:texas instruments 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 應(yīng)用:DDR 端接器 電流 - 電源:320μA 電壓 - 電源:2.2 V ~ 5.5 V 工作溫度:0°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-PowerSOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SO PowerPad 標(biāo)準(zhǔn)包裝:1