- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361044 > LMX2531LQ2265E (NATIONAL SEMICONDUCTOR CORP) OPTOCOUPLER, TRANSISTOR O/P; Channels, No. of:1; Voltage, isolation:5300V; Output type:Transistor; Current, input:60mA; Voltage, output max:55V; Case style:DIL; Temperature, operating range:-55(degree C) to ?(degree C); Approval RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | LMX2531LQ2265E |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | OPTOCOUPLER, TRANSISTOR O/P; Channels, No. of:1; Voltage, isolation:5300V; Output type:Transistor; Current, input:60mA; Voltage, output max:55V; Case style:DIL; Temperature, operating range:-55(degree C) to ?(degree C); Approval RoHS Compliant: Yes |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36 |
| 封裝： | 6 X 6 MM, 0.80 MM HEIGHT, LEAD FREE, LLP-36 |
| 文件頁數(shù)： | 12/25頁 |
| 文件大?。?/td> | 589K |
| 代理商： | LMX2531LQ2265E |
2.0 General Programming Information
The LMX2531 is programmed using 14 24-bit registers used to control the LMX2531 operation. A 24-bit shift register is used as
a temporary register to indirectly program the on-chip registers. The shift register consists of a data field and an address field. The
last 4 register bits, CTRL[3:0] form the address field, which is used to decode the internal register address. The remaining 20 bits
form the data field DATA[19:0]. While LE is low, serial data is clocked into the shift register upon the rising edge of clock (data is
programmed MSB first). When LE goes high, data is transferred from the data field into the selected register bank.
Although there are actually 14 registers in this part, only a portion of them should be programmed, since the state of the other
hidden registers (R13, R11, and R10) are set during the initialization sequence. Although it is possible to program these hidden
registers, as well as a lot of bits that are defined to either ’1’ or ’0’, the user should not experiment with these bits, since doing so
may easily lead to degraded performance. The optimal settings for these bits have already been found, and not programming
them would not be consistent with how the part is tested.
DATA[19:0]
CONTROL[3:0]
MSB
D19
LSB
C0
D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 C3 C2 C1
2.01 Register Location Truth Table
C3
1
1
1
0
0
0
0
0
0
0
0
C2
1
0
0
1
1
1
1
0
0
0
0
C1
0
0
0
1
1
0
0
1
1
0
0
C0
0
1
0
1
0
1
0
1
0
1
0
Data Address
R12
R9
R8
R7
R6
R5
R4
R3
R2
R1
R0
2.02 Initialization Sequence
The initial loading sequence from a cold start is described below. The registers must be program in order shown.
REGISTER
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DATA[19:0]
C3 C2 C1 C0
R5
INIT1
R5
INIT2
R5
R12
R9
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
0
1
0
1
1
1
0
1
0
1
0
0
1
1
1
1
0
0
0
0
1
0
1
See individual section for R9 programming information.
See individual section for Register R8 programming information.
Register R8 only needs to be programmed for a few options of the LMX2531 and
and only in the case that the OSCin frequency is greater than 40 MHz.
See individual section for Register R7 programming information.
See individual section for Register R6 programming information.
See individual section for Register R4 programming information.
Register R4 only needs to be program if FastLock is used.
See individual section for Register R3 programming information.
See individual section for Register R2 programming information.
See individual section for Register R1 programming information.
See individual section for Register R0 programming information.
R8
1
0
0
0
R7
R6
0
0
1
1
1
1
1
0
R4
0
1
0
0
R3
R2
R1
R0
0
0
0
0
0
0
0
0
1
1
0
0
1
0
1
0
Note: There must be a minimum of 10 mS between the time when R5 is last loaded and when R1 is loaded to ensure time for
the LDOs to power up properly.
2.03 Complete Register Content Map
L
www.national.com
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2531LQ2570E | PLLatinum High Performance Frequency Synthesizer System with Integrated VCO |
| LMX2531LQ1910E | PLLatinum High Performance Frequency Synthesizer System with Integrated VCO |
| LMX2531LQ1700E | PLLatinum High Performance Frequency Synthesizer System with Integrated VCO |
| LMX4268 | Radio Transceiver for DECT |
| LMX5080MX | PLLatinum⑩ 2.7 GHz Low Power Dual Modulus Prescaler for RF Personal Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2531LQ2265E/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2531LQ2294/NOPB | 功能描述:IC PLL FREQ SYNTH W/VCO 36-LLP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PowerWise® 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設(shè)備封裝:* 包裝:* |
| LMX2531LQ2570E | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High Performance Frequency Synthesizer System with Integrated VCO |
| LMX2531LQ2570E/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2531LQ2820E | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High Performance Frequency Synthesizer System with Integrated VCO |
發(fā)布緊急采購，3分鐘左右您將得到回復。