- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358887 > LMX2525LQ1321 (NATIONAL SEMICONDUCTOR CORP) PLLatinum Dual Frequency Synthesizer System with Integrated VCOs PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2525LQ1321 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | PLLatinum Dual Frequency Synthesizer System with Integrated VCOs |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 26 MHz, QCC24 |
| 封裝： | 5 X 4 MM, 0.75 MM HEIGHT, LLP-24 |
| 文件頁(yè)數(shù)： | 10/17頁(yè) |
| 文件大?。?/td> | 237K |
| 代理商： | LMX2525LQ1321 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
Functional Description
(Continued)
BAND SELECT MODE
The BS pin and BS bit can be used to select one of the two
RF VCO outputs. When using the BS pin, the BS bit must be
set to 0, and when using the BS bit, the BS pin must be tied
to ground. When using the BS pin, the state of the input must
exceed the minimum band select set up time prior to the LE
signal transition. The truth table summarizing the band select
logic is as follows:
TABLE 2. Band Select Modes
BS Pin
HIGH
LOW
LOW
BS Bit
0
0
1
Mode
PDC1500
PDC800
PDC1500
LOCK DETECT MODE
The LD output can be used to indicate the lock status of the
PLL. Bit 6 in Register R1 determines the signal that appears
on the LD pin. When the PLL is not locked, the LD pin
remains LOW. After obtaining phase lock, the LD pin will
have a logical HIGH level. The LD output is always LOW
when the LD register bit is 0 and in power down mode.
TABLE 3. Lock Detect Modes
LD Bit
0
1
Mode
Disable (GND)
Enable
TABLE 4. Lock Detect Logic
RF PLL Section
Locked
Not Locked
LD Output
HIGH
LOW
Note 15:
LD output becomes LOW when the phase error is larger than t
W2
.
Note 16:
LD output becomes HIGH when the phase error is less than t
W1
for
four or more consecutive cycles.
Note 17:
Phase Error is determined on the leading edge. Only errors greater
than t
W1
and t
W2
are labeled.
Note 18:
t
W1
is 5 ns for PDC1500 and 10 ns for PDC800. t
W2
is 10 ns for
both bands.
Note 19:
The lock detect comparison occurs with every 64
th
cycle of f
R
and
f
N
.
20068908
FIGURE 2. Lock Detect Timing Diagram Waveform
(Notes 15, 16, 17, 18, 19)
L
www.national.com
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2525LQX1321 | PLLatinum Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2532LQ1065 | PLLatinum Frequency Synthesizer System with Integrated VCOs |
| LMX2532LQX0967 | PLLatinum Frequency Synthesizer System with Integrated VCOs |
| LMX2532LQX1065 | PLLatinum Frequency Synthesizer System with Integrated VCOs |
| LMX2532LQ0967 | PLLatinum Frequency Synthesizer System with Integrated VCOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2525LQ1321/NOPB | 功能描述:IC FREQ SYNTH DUAL W/VC0 24-LLP RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:100 系列:* |
| LMX2525LQX1321 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2525LQX1321/NOPB | 功能描述:IC FREQ SYNTH DUAL VCO 24-LLP RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:100 系列:* |
| LMX2531 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:High Performance Frequency Synthesizer System with Integrated VCO |
| LMX2531_07 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:High Performance Frequency Synthesizer System with Integrated VCO |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。