- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358887 > LMX2502LQX1635 (NATIONAL SEMICONDUCTOR CORP) PLLatinum⑩ Frequency Synthesizer System with Integrated VCO PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2502LQX1635 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 19.68 MHz, QCC28 |
| 封裝： | 5 X 5 MM, 0.75 MM HEIGHT, LLP-28 |
| 文件頁(yè)數(shù)： | 13/18頁(yè) |
| 文件大?。?/td> | 184K |
| 代理商： | LMX2502LQX1635 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Programming Description
(Continued)
R1 REGISTER
The R1 register address bits (R1 [1:0]) are “01”.
The IF_FREQ bits selects the default IF frequency applicable to the specific CDMA system. For the LMX2502 the default IF
frequency is 440.76 MHz, and for the LMX2512 the default IF frequencies are 367.20 MHz and 170.76 MHz, depending on
variant.
Reference Frequency Selection bit (OSC_FREQ) selects either 19.20 MHz or 19.68 MHz for the reference oscillator frequency.
The internal spurious reduction scheme is controlled by the SPUR_RDT [1:0] bits. There are two different spur reduction
schemes: a continuous tracking mode and a single optimization mode. The continuous tracking mode will adjust for variations in
voltage and temperature. The single optimization mode fixes the internal compensation parameters only when the PLL goes into
the locked state. The spur reduction can also be disabled, but it is recommended that the continuous mode be used for normal
operation.
The OB_CRL [1:0] bits determine the power level of the RF output buffer. The power level can be set according to the system
requirement.
The two bits, RF_EN and IF_EN, logically select the active state of the RF synthesizer system and the IF PLL, respectively. The
entire IC can be placed in a power down state by using the CE control pin (pin 20).
R1 REGISTER
R
MSB
23
SHIFT REGISTER BIT LOCATION
16
15
14
13
Data Field
LSB
0
22
21
20
19
18
17
12
11
10
9
8
7
6
5
4
3
2
1
Address
Field
0
1
R1
(Default)
IF_
FREQ
[1:0]
OSC_
FREQ
1
0
0
0
0
0
0
0
SPUR_
RDT
[1:0]
0
0
1
0
1
OB_
CRL
[1:0]
RF_
EN
IF_
EN
Name
IF_FREQ [1:0]
Functions
IF Frequency Selection
00 = 170.76 MHz (LMX2512LQ0967)
01 = 367.20 MHz (LMX2512LQ1065)
10 = 440.76 MHz (LMX2502LQ1635)
Reference Frequency Selection
0 = 19.20 MHz
1 = 19.68 MHz
Spur Reduction Scheme
00 = No spur reduction
01 = Not Used
10 = Continuous tracking of variation (Recommended)
11 = One time optimization
RF Output Power Control
00 = Minimum Output Power
01 =
10 =
11 = Maximum Output Power
RF Enable
0 = RF Off
1 = RF On
IF Enable
0 = IF Off
1 = IF On
OSC_FREQ
SPUR_RDT [1:0]
OB_CRL [1:0]
RF_EN
IF_EN
L
www.national.com
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2502 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2505LQ1321 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2505LQX1321 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2505 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2525 | PLLatinum Dual Frequency Synthesizer System with Integrated VCOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2505 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX25051321EVAL/NOPB | 功能描述:EVALUATION BOARD FOR LMX25051321 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| LMX2505LQ1321 | 制造商:Texas Instruments 功能描述:PLL VCO CDMA SMD 2505 LLP-28 |
| LMX2505LQ1321/NOPB | 功能描述:IC FREQ SYNTH DUAL W/VCO 28LLP RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:100 系列:* |
| LMX2505LQX1321 | 功能描述:IC SYNTHESIZER PLL VCO 28-LLP RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:100 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。