- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358886 > LMX2353SLBX (NATIONAL SEMICONDUCTOR CORP) PLLatinum⑩ Fractional N Single 2.5 GHz Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2353SLBX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | PLLatinum⑩ Fractional N Single 2.5 GHz Frequency Synthesizer |
| 中文描述： | PHASE LOCKED LOOP, 2500 MHz, CQCC16 |
| 封裝： | PLASTIC, CSP-16 |
| 文件頁(yè)數(shù)： | 6/16頁(yè) |
| 文件大?。?/td> | 210K |
| 代理商： | LMX2353SLBX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
1.0 Functional Description
(Continued)
1.10 POWER CONTROL
The PLL is power controlled by the device enable pin (CE) or MICROWIRE power down bit. The enable pin overrides the power
down bit
except for the V2_EN bit.
When CE is high, the power down bit determines the state of power control. Activation of any
PLL power down mode results in the disabling of the N counter and de-biasing of f
input (to a high impedance state). The R
counter functionality also becomes disabled when the power down bit is activated. The reference oscillator block powers down
and the OSCin pin reverts to a high impedance state when CE or power down bit’s are asserted,
unless the V2_EN bit (R[20])
is high
. Power down forces the charge pump and phase comparator logic to a TRI-STATE condition.Apower down counter reset
function resets both N and R counters. Upon powering up the N counter resumes counting in “close” alignment with the R counter
(The maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching
in data during all of the power down modes.
2.0 Programming Description
2.1 MICROWIRE INTERFACE
The LMX2353 register set can be accessed through the MICROWIRE interface. A 24-bit shift register is used as a temporary reg-
ister to indirectly program the on-chip registers. The shift register consists of a 24-bit DATA[21:0] field and a 2-bit ADDRESS[1:0]
field as shown below. The address field is used to decode the internal register address. Data is clocked into the shift register in
the direction from MSB to LSB, when the CLOCK signal goes high. On the rising edge of Latch Enable (LE) signal, data stored
in the shift register is loaded into the addressed latch.
MSB
LSB
DATA[21:0]
ADDRESS[1:0]
23
2
1
0
2.1.1 Registers’ Address Map
When Latch Enable (LE) is transitioned high, data is transferred from the 24-bit shift register into the appropriate latch depending
on the state of the ADDRESS[1:0] bits. A multiplexing circuit decodes these address bits and writes the data field to the corre-
sponding internal register.
ADDRESS[1:0]
FIELD
0
0
1
1
REGISTER
ADDRESSED
F1 Register
F2 Register
R Register
N Register
0
1
0
1
www.national.com
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2353 | PLLatinum⑩ Fractional N Single 2.5 GHz Frequency Synthesizer |
| LMX2372 | PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
| LMX2372SLBX | PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
| LMX2372TMX | PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
| LMX2372TM | PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2353TM | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum⑩ Fractional N Single 2.5 GHz Frequency Synthesizer |
| LMX2353TM/NOPB | 功能描述:IC FREQ SYNTH 2.5GHZ 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2353TMX | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum⑩ Fractional N Single 2.5 GHz Frequency Synthesizer |
| LMX2353TMX/NOPB | 功能描述:IC FREQ SYNTH 2.5GHZ 16-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2354 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。