參數(shù)資料
型號: LMS1145M
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 穩(wěn)壓器
英文描述: SWITCHING CONTROLLER, PDSO24
封裝: SOIC-24
文件頁數(shù): 5/8頁
文件大?。?/td> 151K
代理商: LMS1145M
Pin Description
Pin
Pin Name
Pin Function
1
Vcc5V
Supply Voltage Input (5V nominal)
2
Divsel
Selects Phase Mode. Logic low selects 4 phase. Logic high selects 3 phase. 2 phase
operation is achieved by using 2 outputs in 4 phase mode.
3
Clksel
Clock Select: Logic high selects internal clock. Logic low selects external clock.
4
Extclk
External Clock Input. Output frequency = Clock Input / No. of Phases. Connect to Vcc5V to
select internal clock.
5
Rref
Connects to external reference resistor. Sets the operating frequency of the internal clock
and the ramp time for the PWM. Reference voltage at this pin is 1.26V.
6
Vid0
5-Bit DAC Input (LSB).
7
Vid1
5-Bit DAC Input.
8
Vid2
5-Bit DAC Input.
9
Vid3
5-Bit DAC Input.
10
Vid4
5-Bit DAC Input (MSB)
11
OC+
Over-current Comparator. Non-inverting input.
12
OC
Over-current Comparator. Inverting input.
13
COMP
Compensation Pin. This is the output of the internal transconductance amplifier.
Compensation network should be connected between this pin and feedback ground FBG.
14
FB
Feedback Input. Normally Kelvin connected to supply output.
15
Bgout
Current Limit Flag. Goes to logic low when current limit is activated. When over-current
condition is removed, this pin is weakly pulled up to Vcc5V.
16
FBG
Feedback Ground. This pin should be connected to the ground at the supply output.
17
ENABLE
Output Enable Pin. Tie to logic high to enable and logic low to disable.
18
GND
Power Ground Pin.
19
DRV2
Phase 2 Output.
20
DRV0
Phase 0 Output.
21
Vcc12V
Supply Voltage for FET Drivers DRV0:3.
22
DRV1
Phase 1 Output.
23
DRV3
Phase 3 Output.
24
PWRGD
Power Good. This is an open-drain output that goes low (low impedance to ground) when
the output voltage travels out of the threshold window, and resume to open-drain state when
V
OUT recovers into the 50mV hysteresis window. The power good window threshold, i.e.
±100mV for 1.3V
≤ V
OUT ≤ 1.9V or ±150mV for 2V ≤ VOUT ≤ 3.5V, is automatically set
according to VID code. Connect a 1nF capacitor to ground to filter out the switching noise
coupling from DRV3 to this pin.
LMS1
145
www.national.com
5
相關(guān)PDF資料
PDF描述
LN122DF FIBER OPTIC LED EMITTER, THROUGH HOLE MOUNT, TO-18
LN122DL FIBER OPTIC LED EMITTER, THROUGH HOLE MOUNT, TO-18
LN124DS FIBER OPTIC LED EMITTER, THROUGH HOLE MOUNT
LN124D FIBER OPTIC LED EMITTER, THROUGH HOLE MOUNT
LN124DR FIBER OPTIC LED EMITTER, THROUGH HOLE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMS12 制造商:LOGIC 制造商全稱:LOGIC 功能描述:12-bit Cascadable Multiplier-Summer
LMS120C-UK-W3 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR LMS120C-UK
LMS120C-US 制造商:Black Box Corporation 功能描述:V.92 Modem PCI Card for Dual 10/100/1000 Secure Console Servers, for U.S.
LMS120C-US-W3 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR LMS120C-US
LMS12GC35 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator