![](http://datasheet.mmic.net.cn/220000/LMC835_datasheet_15485585/LMC835_14.png)
Typical Applications
(Continued)
Sample Subroutine Program forFigure 14, LMC835-COP404L CPU Interface
HEX
CODE
LABEL
MNEMONICS
COMMENTS
3F
LMC835:
LBI
3F
;POINT TO RAMADDRESS 3F
05
SEND
LD
;RAMDATA TO A
22
SC
; SET CARRY
335F
OGI
;SET PORT G
4
1111, OPEN THE AND GATES
4F
XAS
;SWAP A AND SIO, CLOCK START
05
LD
;RAMDATA TO A, MAKE SURE A
4
DATA
07
XDS
;SWAP A AND RAMDATA, RAMADDRESS
4
RAMADDRESS
1
1
05
LD
;RAMDATA TO A
4F
XAS
;SWAP A AND SIO
05
LD
;RAMDATA TO A, MAKE SURE A
4
NEWDATA
07
XDS
;SWAP A AND RAMDATA, RAMADDRESS
4
RAMADDRESS
1
1
32
RC
;RESET CARRY
4F
XAS
;SWAP A AND SIO, CLOCK STOP
335D
OGJ
13
;SET PORT G
4
1101, MAKE STROBE LOW
335B
OGI
11
;SET PORT G
4
1011, MAKE STROBE HIGH, CLOSE THE
GATES
4E
CBA
;BD TO A
;RAMADDRESS
k
3C THEN RETURN
43
AISC
3
48
RET
80
JP
SEND
RAM
ADDRESS
COMMENTS
3C
DATA
;GAIN DATA D4
1
D7
;GAIN DATA D0
1
D3
;BAND DATA D4
1
D7
;BAND DATA D0
1
D3
3D
DATA
3E
DATA
3F
DATA
Application Hints
SWITCHING NOISE
The LMC835 uses CMOS analog switches that have small
leakages (less than 50 nA). When a band is selected for flat
gain, all the switches in that band are open and the resona-
tor circuit is not connected to the LMC835 resistor network.
It is only in the flat mode that the small leakage currents can
cause problems. The input to the resonator circuit is usually
a capacitor and the leakage currents will slowly charge up
this capacitor to a large voltage if there is no resistive path
to limit it. When the band is set to any value other than flat,
the charge on the capacitor will be discharged by the resis-
tor network and there will be a transient at the output. To
limit the size of this transient, R
LEAK
is necessary.
HOW TO AVOID SWITCHING NOISE DUE TO LEAKAGE
CURRENT
(Refer toFigures 7 and8)
To avoid switching noise due to leakage currents when
changing the gain, it is recommended to put R
LEAK
e
100
k
X
between Pin 3 and Pin 5D11 each, Pin 26 and Pin 12D
24 each. The resistor limits the voltage that the capacitor
can charge to, with minimal effects on the equalization. The
frequency response change due to R
LEAK
are shown inFig-
ure 15. The gain error is only 0.2 dB and Q error is only 5%
at 12 dB boost or cut.
SIMPLE WORD GENERATOR
(Figure 6)
Circuit operation revolves around an MM74HC165 parallel-
in/serial-out shift register. Data bits D0 through D7 are ap-
plied to the parallel of the MM74HC165 from 8 toggle
switches. The bits are shifted out to the DATA input of the
LMC835 in sync with the clock. When all data bits have
been loaded, CLOCK is inhibited and a STROBE pulse is
generated: this sequence is initiated by a START pulse.
LMC835-COP404L CPU INTERFACE
(Refer toFigure 14)
The diagram shows AND gates between the COP and the
LMC835. These permit G2 to inhibit the CLOCK and DATA
lines (SK and SO) during a STROBE (G1) pulse. This func-
tion may also be implemented in software. As shown inFig-
ure 2, the data groups are shifted in D0 first. Data is loaded
on positive clock edges.
POWER SUPPLIES
These applications show LM317/337 regulators for the
g
7.5V supplies for the LMC835. Since the latter draws only
5 mA max., 1k series dropping resistors from the
g
15V op
amp supply and a pair of 7.5V zeners and bypass caps will
also suffice.
14