- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30751 > LM4548AVH/NOPB (NATIONAL SEMICONDUCTOR CORP) SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | LM4548AVH/NOPB |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, LQFP-48 |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 538K |
| 代理商： | LM4548AVH/NOPB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Register Descriptions (Continued)
Identity pins ID1#, ID0# (pins 46, 45). Codec mode selec-
tions are shown in the table below.
Pin 46
(ID1#)
Pin 45
(ID0#)
D15,28h
(ID1)
D14,28h
(ID0)
Codec Identity
Mode
NC/V
DD
NC/V
DD
0
Primary
NC/V
DD
GND
0
1
Secondary 1
GND
NC/V
DD
1
0
Secondary 2
GND
1
Secondary 3
EXTENDED AUDIO STATUS/CONTROL REGISTER
(2Ah)
This read/write register provides status and control of the
variable sample rate capabilities in the LM4548A. Setting the
LSB of this register to "1" enables Variable Rate Audio (VRA)
mode and allows DAC and ADC sample rates to be pro-
grammed via registers 2Ch and 32h respectively.
BIT
Function
VRA
*0 = VRA off (Frame-rate sampling)
1 = VRA on
Default: 0000h
SAMPLE RATE CONTROL REGISTERS (2Ch, 32h)
These read/write registers are used to set the sample rate
for the left and right channels of the DAC (PCM DAC Rate,
2Ch) and the ADC (PCM ADC Rate, 32h). When Variable
Rate Audio is enabled via bit 0 of the Extended Audio
Control/Status register (2Ah), the sample rates can be pro-
grammed, in 1 Hz increments, to be any value from 4 kHz to
48 kHz. The value required is the hexadecimal representa-
tion of the desired sample rate, e.g. 8000
10 = 1F40h. Below
is a list of the most common sample rates and the corre-
sponding register (hex) values.
Common Sample Rates
SR15:SR0
Sample Rate (Hz)
1F40h
8000
2B11h
11025
3E80h
16000
5622h
22050
AC44h
44100
*BB80h
*48000
VENDOR ID REGISTERS (7Ch, 7Eh)
These two read-only (4E53h, 4348h) registers contain Na-
tional’s Vendor ID and National’s LM45xx codec version
designation. The first 24 bits represent the three ASCII char-
acters “NSC” which is National’s Vendor ID for Microsoft’s
Plug and Play. The last 8 bits are the two binary-coded-
decimal characters, 4, 8 and identify the codec to be an
LM4548A
RESERVED REGISTERS
Do not write to reserved registers. In particular, do not write
to registers 24h, 5Ah, 74h and 7Ah. All registers not listed in
the LM4548A Register Map are reserved. Reserved regis-
ters will return 0000h if read.
Low Power Modes
The LM4548A provides 6 bits to control the powerdown state
of internal analog and digital subsections and clocks. These
6 bits (PR0 – PR5) are located in the 8 MSBs of the Pow-
erdown Control/Status register, 26h. The status of the four
main analog subsections is given by the 4 LSBs in the same
register, 26h.
The powerdown bits are implemented in compliance with AC
’97 Rev 2 to support the standard device power manage-
ment states D0 – D3 as defined in the ACPI and PCI Bus
Power Management specification.
PR0 controls the powerdown state of the ADC and associ-
ated sampling rate conversion circuitry. PR1 controls power-
down for the DAC and the DAC sampling rate conversion
circuitry. PR2 powers down the mixer circuits (MIX1, MIX2,
National 3D Sound, Mono Out, Line Out). PR3 powers down
V
REF in addition to all the same mixer circuits as PR2. PR4
powers down the AC Link Digital Interface – see Figure 8 for
signal powerdown timing. PR5 disables internal clocks but
leaves the crystal oscillator and BIT_CLK running (needed
for minimum Primary mode powerdown dissipation in multi-
codec systems). PR6 and PR7 are not used.
After a subsection has undergone a powerdown cycle, the
appropriate status bit(s) in the Powerdown Control/Status
register (26h) must be polled to confirm readiness. In par-
ticular the startup time of the V
REF circuitry depends on the
value of the decoupling capacitors on pin 27 (3.3 F, 0.1 F
in parallel is recommended).
When the AC Link Digital Interface is powered down the
codec output signals SDATA_IN and BIT_CLK (Primary
mode) are cleared to zero and no control data can be passed
between controller and codec(s). This powerdown state can
be cleared in two ways: Cold Reset (RESET# = 0) or Warm
Reset (SYNC = 1, no BIT_CLK). Cold Reset sets all regis-
ters back to their default values (including clearing PR4)
whereas Warm Reset only clears the PR4 bit and restarts
the AC Link Digital Interface leaving all register contents
otherwise unaffected. For Warm Reset (see Timing Dia-
grams), the SYNC input is used asynchronously. The
LM4548A codec allows the AC Link digital interface power-
down state to be cleared immediately so that its duration can
be essentially as short as T
SH, the Warm Reset pulse width.
However, for conformance with AC ’97 Rev 2, Warm Reset
should not be applied within four frame times of powerdown
i.e. the AC Link powerdown state should be allowed to last at
least 82.8 s.
LM4548A
www.national.com
24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM4548VHX | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LM4548VH/NOPB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LM4548VHX/NOPB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LM4549AVH/NOPB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LM4550VH/NOPB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM4548AVHX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LM4548VH | 制造商:Texas Instruments 功能描述: |
| LM4549 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:AC ’97 Rev 2.1 Codec with Sample Rate Conversion and National 3D Sound |
| LM4549A | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:AC ’97 Rev 2.1 Codec with Sample Rate Conversion and National 3D Sound |
| LM4549AVH | 制造商:Rochester Electronics LLC 功能描述:AC97 REV2.1 CODEC - Bulk 制造商:OC White Company 功能描述:Audio Codec 2ADC / 2DAC 18-Bit 48-Pin LQFP Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。