參數(shù)資料
型號： LM12L438CIWMX
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： 模擬信號調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PDSO28
封裝： SOP-28
文件頁數(shù)： 28/80頁
文件大?。?/td> 1552K
代理商： LM12L438CIWMX
60 Operational Information (Continued)
Bits 12 – 15
store the user-programmable acquisition time
The Sequencer keeps the internal SH in the acquisition
mode for a fixed number of clock cycles (nine clock cycles
for 12-bit a sign conversions and two clock cycles for 8-bit
a
sign conversions or ‘‘watchdog’’ comparisons) plus a
variable number of clock cycles equal to twice the value
stored in Bits 12 – 15 Thus the SH’s acquisition time is (9
a
2D) clock cycles for 12-bit a sign conversions and (2 a
2D) clock cycles for 8-bit a sign conversions or ‘‘watch-
dog’’ comparisons where D is the value stored in Bits 12 –
15 The minimum acquisition time compensates for the typi-
cal internal multiplexer series resistance of 2 kX and any
additional delay created by Bits 12 – 15 compensates for
source resistances greater than 60X 80X
The necessary
acquisition time is determined by the source impedance at
the multiplexer input If the source resistance RS k 60X
and the clock frequency is 8 MHz the value stored in bits
12 – 15 (D) can be 0000 If RS l 60X the following equa-
tions determine the value that should be stored in
bits 12 – 15
D e 045 x RS xfCLK
for 12-bits a sign
D e 036 x RS xfCLK
for 8-bits a sign and ‘‘watchdog’’
RS is in kX and fCLK is in MHz Round the result to the next
higher integer value If the value of 0 obtained from the
expressions above is greater than 15 it is advisable to lower
the source impedance by using an analog buffer between
the signal source and the LM12 L 438’s multiplexer inputs
The value of D can also be used to compensate for the
settling or response time of external processing circuits con-
nected between the LM12434’s MUXOUT and SH IN pins
Instruction RAM Bank 2 RP e 01
The second Instruction RAM section is selected by placing
‘‘01’’ in Bits 8 and 9 of the Configuration register
Bits 0 – 7
hold ‘‘watchdog’’ limit
1
When Bit 11 of Instruc-
tion RAM ‘‘00’’ is set to a ‘‘1’’
the LM12434 and
LM12 L 438 performs a ‘‘watchdog’’ comparison of the
sampled analog input signal with the limit
1 value first
followed by a comparison of the same sampled analog input
signal with the value found in limit
2 (Instruction RAM
‘‘10’’)
Bit 8
holds limit
1’s sign
Bit 9
’s state determines the limit condition that generates a
‘‘watchdog’’ interrupt A ‘‘1’’ causes a voltage greater than
limit
1 to generate an interrupt while a ‘‘0’’ causes a volt-
age less than limit
1 to generate an interrupt
Bits 10 – 15
are not used
Instruction RAM Bank 3 RP e 10
The third Instruction RAM section is selected by placing
‘‘10’’ in Bits 8 and 9 of the Configuration register
Bits 0 – 7
hold ‘‘watchdog’’ limit
2
When Bit 11 of Instruc-
tion RAM ‘‘00’’ is set to a ‘‘1’’
the LM12434 and
LM12 L 438 performs a ‘‘watchdog’’ comparison of the
sampled analog input signal with the limit
1 value first (In-
struction RAM ‘‘01’’) followed by a comparison of the same
sampled analog input signal with the value found in limit
2
Bit 8
holds limit
2’s sign
Bit 9
’s state determines the limit condition that generates a
‘‘watchdog’’ interrupt A ‘‘1’’ causes a voltage greater than
limit
2 to generate an interrupt while a ‘‘0’’ causes a volt-
age less than limit
2 to generate an interrupt
Bits 10 – 15
are not used
TABLE III LM12 L 438 Operating Mode Input Channel Selection through Input Multiplexer
Normal Operating Mode
Non-Inverting Input
Input Channel to Be
Inverting Input
Input Channel to Be
Channel Selection Bits
Connected to AD
Channel Selection Bits
Connected to AD
in Instruction Register
Non-Inverting Input
in Instruction Register
Inverting Input
D4 D3 D2
(INa)
D7 D6 D5
(INb)
000
IN0
000
GND
001
IN1
001
IN1
010
IN2
010
IN2
011
IN3
011
IN3
100
IN4
100
IN4
101
IN5
101
IN5
110
IN6
110
IN6
111
IN7
111
IN7
34
相關(guān)PDF資料
PDF描述
LM20323AMHX 6 A SWITCHING REGULATOR, 570 kHz SWITCHING FREQ-MAX, PDSO20
LM20323AMHE 6 A SWITCHING REGULATOR, 570 kHz SWITCHING FREQ-MAX, PDSO20
LM20323AMH 6 A SWITCHING REGULATOR, 570 kHz SWITCHING FREQ-MAX, PDSO20
LM22677QTJ-5.0 8.75 A SWITCHING REGULATOR, 600 kHz SWITCHING FREQ-MAX, PSSO7
LM22677QTJE-5.0 8.75 A SWITCHING REGULATOR, 600 kHz SWITCHING FREQ-MAX, PSSO7
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM12L454CIV 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
LM12L458 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit + Sign Data Acquisition System with Self-Calibration
LM12L458_06 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit + Sign Data Acquisition System with Self-Calibration
LM12L458CIV 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
LM12L458CIV/NOPB 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*