- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369775 > LH79531 ARM RISC CORE ASSPs ARM7TDMI PDF資料下載
參數(shù)資料
| 型號(hào)： | LH79531 |
| 英文描述： | ARM RISC CORE ASSPs ARM7TDMI |
| 中文描述： | ARM的RISC核心專(zhuān)用標(biāo)準(zhǔn)的ARM7TDMI |
| 文件頁(yè)數(shù)： | 17/39頁(yè) |
| 文件大小： | 296K |
| 代理商： | LH79531 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)
System-on-Chip
LH79520
Preliminary Data Sheet
8/21/02
17
Simultaneous servicing of up to 4 data streams
Three transfer modes are supported:
– Memory to Memory
– Peripheral to Memory
– Memory to Peripheral
Identical source and destination capabilities
Transfer Size Programmable (Byte, Half-word, Word)
Burst Size Programmable
Address Increment or Address Freeze
Transfer Error indication for each stream via an
interrupt
16-word FIFO array with pack and unpack logic
Handles all combinations of byte, half-word or word
transfers from input to output.
Color LCD Controller (CLCDC)
The CLCDC provides all the necessary control and
drive signals to interface directly with a variety of color
and monochrome LCD panels.
Supports single and dual scan color and mono-
chrome Super Twisted Nematic (STN) displays with
4- or 8-bit interfaces
Supports Thin Film Transistor (TFT) color displays
Programmable resolution up to 800 × 600
– 800 × 600 (16-bit color can only be supported at
≤
65 Hz refresh rates with 800 × 600 resolution).
15 gray-level mono, 3,375 color STN, and 64 k color
TFT support
1, 2, or 4 bits-per-pixel
(BPP) for monochrome STN
1-, 2-, 4-, or 8-BPP palettized color displays for color
STN and TFT
True-color non-palettized, for color STN and TFT
Programmable timing for different display panels
256-entry, 16-bit palette fast-access RAM
Frame, line and pixel clock signals
AC bias signal for STN or data enable signal for
TFT panels
Patented grayscale algorithm
Interrupt Generation Events
Dual 16-deep programmable 32-bit wide FIFOs for
buffering incoming data.
Liquid Crystal Display Interface
Conversion Peripheral Interface (LCDICP)
The LCDICP peripheral converts TFT signals from
the Color LCD controller to provide control of an HR-
TFT display. The internal data coming into the interface
converter is in TFT format. Bypass mode is provided if
any other format is required.
The two modes of the LCDICP peripheral are:
Bypass Mode (used for driving STN, CSTN, and TFT
panels)
HR-TFT Mode
Synchronous Serial Port (SSP)
The SSP is a master-only interface for synchronous
serial communication with slave peripheral devices that
support protocols for Motorola SPI, National Semicon-
ductor MICROWIRE, or Texas Instruments Synchro-
nous Serial Interface.
Master-only operation
Programmable clock rate
Separate transmit FIFO and receive FIFO buffers,
16 bits wide, 8 locations deep
DMA for transmit and receive
Programmable interface protocols: Motorola SPI,
National Semiconductor MICROWIRE, or Texas
Instruments Synchronous Serial Port
Programmable data frame size from 4 to 16 bits
Independent masking of transmit FIFO, receive
FIFO and receive overrun interrupts
Available internal loopback test mode.
Universal Asynchronous
Receiver Transmitter (UART)
The LH79520 incorporates three UARTs.
Programmable use of UART0 or IrDA SIR input/output
Separate 16-byte transmit and receive FIFOs to
reduce CPU interrupts
Programmable FIFO disabling for 1-byte depth
Programmable baud rate generator
Independent masking of transmit FIFO, receive
FIFO, receive timeout and modem status interrupts
False start bit detection
Line Break generation and detection
Fully-programmable serial interface characteristics:
– 5-, 6-, 7-, or 8-bit data word length
– Even-, odd- or no-parity bit generation and detection
– 1 or 2 stop bit generation
IrDA SIR Encode/Decode block, providing:
– Programmable use of IrDA SIR or UART0
input/output
– Supports data rates up to 115.2 Kbps half-duplex
– Programmable internal clock generator, allowing
division of the Reference clock in increments of 1
to 512 for low-power mode bit durations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH79533 | ARM RISC CORE ASSPs ARM7TDMI |
| LIC01 | LIGHT IGNITION CIRCUIT |
| LIC01-195I | SINGLE BIDIRECTIONAL BREAKOVER DIODE|230V V(BO) MAX|500UA I(S)|TO-262AA |
| LIC01-215B-TR | LIGHT IGNITION CIRCUIT |
| LIC01-215I | SINGLE BIDIRECTIONAL BREAKOVER DIODE|255V V(BO) MAX|500UA I(S)|TO-262AA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH79532/Y | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ARM RISC CORE ASSPs ARM7TDMI |
| LH79533 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ARM RISC CORE ASSPs ARM7TDMI |
| LH7A400 | 制造商:SHARP 制造商全稱(chēng):Sharp Electrionic Components 功能描述:32-Bit System-on-Chip |
| LH7A400N0B000 | 制造商:SHARP 制造商全稱(chēng):Sharp Electrionic Components 功能描述:32-Bit System-on-Chip |
| LH7A400N0B000B3A | 功能描述:IC ARM9 BLUESTREAK MCU 256PBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:BlueStreak ; LH7A 產(chǎn)品培訓(xùn)模塊:The Ultra-Low Power MSP430 MSP430 Overview MSP430 Design Tools MSP430 Peripherals MSP430x2xx/4xx and Wireless Overview Portable Medical Solutions with MSP430 MSP430 for Utility Metering Solutions MSP430: How to JTAG MSP430, How To Use the Clock System Grace Software Graphical User Interface MCU Overview Driver Library MSP430Ware Overview 標(biāo)準(zhǔn)包裝:1 系列:MSP430x4xx 核心處理器:RISC 芯體尺寸:16-位 速度:8MHz 連通性:SPI，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LCD，POR，PWM，WDT 輸入/輸出數(shù):48 程序存儲(chǔ)器容量:32KB（32K x 8 + 256B） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 包裝:Digi-Reel® 其它名稱(chēng):296-26232-6 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。