參數(shù)資料
型號(hào)： LH28F640BFHE-PBTL80
英文描述： Flash ROM
中文描述： 閃存ROM
文件頁(yè)數(shù)： 12/56頁(yè)
文件大?。?/td> 373K
代理商： LH28F640BFHE-PBTL80
LH28F160S5-L/S5H-L
- 12 -
Table 3 Command Definitions
(NOTE 10)
BUS CYCLES
NOTE
REQ’D.
Oper
(NOTE 1)
Addr
(NOTE 2)
Data
(NOTE 3)
Oper
(NOTE 1)
Addr
(NOTE 2)
Data
(NOTE 3)
1
Write
X
≥
2
4
Write
X
≥
2
Write
X
2
Write
X
1
Write
X
2
5
Write
BA
2
Write
X
2
5, 6
Write
WA
COMMAND
FIRST BUS CYCLE
SECOND BUS CYCLE
Read Array/Reset
Read Identifier Codes
Query
Read Status Register
Clear Status Register
Block Erase Setup/Confirm
Full Chip Erase Setup/Confirm
Word/Byte Write Setup/Write
Alternate Word/Byte Write
Setup/Write
Multi Word/Byte Write
Setup/Confirm
Block Erase and (Multi)
Word/Byte Write Suspend
Confirm and Block Erase and
(Multi) Word/Byte Write Resume
Block Lock-Bit Set
Setup/Confirm
Block Lock-Bit Reset
Setup/Confirm
STS Configuration
Level-Mode for Erase
and Write (RY/BY# Mode)
STS Configuration
Pulse-Mode for Erase
STS Configuration
Pulse-Mode for Write
STS Configuration Pulse-Mode
for Erase and Write
NOTES :
1.
Bus operations are defined in
Table 2.1
and
Table 2.2
.
2.
X = Any valid address within the device.
IA = Identifier code address : see
Fig. 2
.
QA = Query offset address.
BA = Address within the block being erased or locked.
WA = Address of memory location to be written.
3.
SRD = Data read from status register. See
Table 13.1
for a description of the status register bits.
WD = Data to be written at location WA. Data is latched
on the rising edge of WE# or CE# (whichever
goes high first).
ID = Data read from identifier codes.
QD = Data read from query database.
4.
Following the Read Identifier Codes command, read
operations access manufacture, device and block status
codes. See
Section 4.2
for read identifier code data.
FFH
90H
98H
70H
50H
20H
30H
40H
Read
Read
Read
IA
QA
X
ID
QD
SRD
Write
Write
Write
BA
X
WA
D0H
D0H
WD
2
5, 6
Write
WA
10H
Write
WA
WD
≥
4
9
Write
WA
E8H
Write
WA
N
–
1
1
5
Write
X
B0H
1
5
Write
X
D0H
2
7
Write
BA
60H
Write
BA
01H
2
8
Write
X
60H
Write
X
D0H
2
Write
X
B8H
Write
X
00H
2
Write
X
B8H
Write
X
01H
2
Write
X
B8H
Write
X
02H
2
Write
X
B8H
Write
X
03H
5.
If the block is locked, WP# must be at V
IH
to enable
block erase or (multi) word/byte write operations.
Attempts to issue a block erase or (multi) word/byte write
to a locked block while RP# is V
IH
.
Either 40H or 10H is recognized by the WSM as the
byte write setup.
A block lock-bit can be set while WP# is V
IH
.
WP# must be at V
IH
to clear block lock-bits. The clear
block lock-bits operation simultaneously clears all block
lock-bits.
Following the Third Bus Cycle, inputs the write address
and write data of "N" times. Finally, input the confirm
command "D0H".
10. Commands other than those shown above are reserved
by SHARP for future device implementations and should
not be used.
6.
7.
8.
9.
相關(guān)PDF資料
PDF描述
LH28F640BFHE-PTTL60 Flash ROM
LH28F640BFHE-PTTL80 Flash ROM
LH28F800BJB-PBTL10 Flash ROM
LH28F800BJB-PBTL90 Flash ROM
LH28F800BJB-PTTL10 Flash ROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH28F640BFHE-PBTL90 制造商:Sharp Microelectronics 功能描述:NOR Flash Parallel 3V 64Mbit 4M x 16bit 90ns 48-Pin TSOP 制造商:Sharp Microelectronics Corporation 功能描述:NOR Flash Parallel 3V 64Mbit 4M x 16bit 90ns 48-Pin TSOP
LH28F640BFHE-PBTLDY 制造商:Sharp Microelectronics 功能描述:64M 90ns Access time Smart Bottom Boot Block
LH28F640BFHE-PBTLHGA 制造商:Sharp Microelectronics Corporation 功能描述:64M (4MX16) 3V, BOOT BLOCK, BOT, TSOP48, IND, HAZMAT - Trays
LH28F640BFHE-PTTL60 制造商:Sharp Microelectronics Corporation 功能描述:FLASH PARALLEL 3V/3.3V 64MBIT 4MX16 60NS 48TSOP - Trays
LH28F640BFHE-PTTL80 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Flash ROM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*