- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358791 > LH28F320S5H-L (Sharp Corporation) 32M-BIT ( 2Mbit x16 / 4Mbit x8 )Boot Block Flash MEMORY(32M位( 2M位 x16 / 4M位 x8 )Boot Block 閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | LH28F320S5H-L |
| 廠商： | Sharp Corporation |
| 英文描述： | 32M-BIT ( 2Mbit x16 / 4Mbit x8 )Boot Block Flash MEMORY(32M位( 2M位 x16 / 4M位 x8 )Boot Block 閃速存儲器) |
| 中文描述： | 32兆位（2Mbit的x16 /的4Mb × 8）啟動塊閃存（32兆位（200萬位x16 / 4分位× 8）啟動塊閃速存儲器） |
| 文件頁數(shù)： | 21/50頁 |
| 文件大?。?/td> | 338K |
| 代理商： | LH28F320S5H-L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
- 21 -
This two-step sequence of set-up followed by
execution ensures that block lock-bits are not
accidentally set. An invalid Set Block Lock-Bit
command will result in status register bits SR.4 and
SR.5 being set to "1". Also, reliable operations
occur only when V
CC
= V
CC1/2
and V
PP
= V
PPH1
. In
LH28F320S5-L/S5H-L
and SR.7 will automatically clear and STS will
return to V
OL
. After the (Multi) Word/Byte Write
command is written, the device automatically
outputs status register data when read (see
Fig. 9
).
V
PP
must remain at V
PPH1
(the same V
PP
level
used for (multi) word/byte write) while in (multi)
word/byte write suspend mode. WP# must also
remain at V
IH
or V
IL
.
4.12 Set Block Lock-Bit Command
A flexible block locking and unlocking scheme is
enabled via block lock-bits. The block lock-bits gate
program and erase operations. With WP# = V
IH
,
individual block lock-bits can be set using the Set
Block Lock-Bit command. See
Table 12
for a
summary of hardware and software write protection
options.
Set block lock-bit is executed by a two-cycle
command sequence. The set block lock-bit setup
along with appropriate block or device address is
written followed by either the set block lock-bit
confirm (and an address within the block to be
locked). The WSM then controls the set block lock-
bit algorithm. After the sequence is written, the
device automatically outputs status register data
when read (see
Fig. 10
). The CPU can detect the
completion of the set block lock-bit event by
analyzing the STS pin output or status register bit
SR.7.
When the set block lock-bit operation is complete,
status register bit SR.4 should be checked. If an
error is detected, the status register should be
cleared. The CUI will remain in read status register
mode until a new command is issued.
the absence of this high voltage, block lock-bit
contents are protected against alteration.
A successful set block lock-bit operation requires
WP# = V
IH
. If it is attempted with WP# = V
IL
, SR.1
and SR.4 will be set to "1" and the operation will
fail. Set block lock-bit operations with WP# < V
IH
produce spurious results and should not be
attempted.
4.13 Clear Block Lock-Bits Command
All set block lock-bits are cleared in parallel via the
Clear Block Lock-Bits command. With WP# = V
IH
,
block lock-bits can be cleared using only the Clear
Block Lock-Bits command. See
Table 12
for a
summary of hardware and software write protection
options.
Clear block lock-bits operation is executed by a
two-cycle command sequence. A clear block lock-
bits setup is first written. After the command is
written, the device automatically outputs status
register data when read (see
Fig. 11
). The CPU
can detect completion of the clear block lock-bits
event by analyzing the STS pin output or status
register bit SR.7.
When the operation is complete, status register bit
SR.5 should be checked. If a clear block lock-bits
error is detected, the status register should be
cleared. The CUI will remain in read status register
mode until another command is issued.
This two-step sequence of set-up followed by
execution ensures that block lock-bits are not
accidentally cleared. An invalid Clear Block Lock-
Bits command sequence will result in status register
bits SR.4 and SR.5 being set to "1". Also, a reliable
clear block lock-bits operation can only occur when
V
CC
= V
CC1/2
and V
PP
= V
PPH1
. If a clear block
lock-bits operation is attempted while V
PP
≤
V
PPLK
,
SR.3 and SR.5 will be set to "1". In the absence of
this high voltage, the block lock-bit contents are
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH28F320SKTD-L70 | 32MB(2MB x8/1MB x 16 x2 Bank)Smart3/5 Dual Work Flash Memory(32M位(2M位 x8/1M位 x 16 x2 組)Smart3/5 雙工作模式閃速存儲器) |
| LH28F320SKTD | 32M Flash Memory(32M閃速存儲器) |
| LH28F400BVE-TL85 | 4MB (512KB x 8/256KB x 16) SmartVoltage Flash Memory(4M位(512K位 x 8/256K位x 16)閃速存儲器) |
| LH28F400BVHE-TL85 | 4MB (512KB x 8/256KB x 16) SmartVoltage Flash Memory(4M位(512K位 x 8/256K位x 16)閃速存儲器) |
| LH28F400SUE-NC60 | 4M (512K 】 8, 256K 】 16) Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH28F320S5HNS-L90 | 功能描述:IC FLASH 32MBIT 90NS 56SSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| LH28F320S5-L12 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-MBIT(4MBx8/2MBx16) Smart 5 Flash MEMORY |
| LH28F320S5-L90 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-MBIT(4MBx8/2MBx16) Smart 5 Flash MEMORY |
| LH28F320S5NS-L90 | 功能描述:IC FLASH 32MBIT 90NS 56SSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| LH28F320SKTD-L70 | 功能描述:IC FLASH 32MBIT 70NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。