- 您現(xiàn)在的位置：買賣IC網 > PDF目錄377640 > LFX500C-4F900C (Lattice Semiconductor Corporation) PT 8C 8#16 SKT RECP PDF資料下載
參數(shù)資料
| 型號： | LFX500C-4F900C |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | PT 8C 8#16 SKT RECP |
| 中文描述： | 在ispXPGA架構 |
| 文件頁數(shù)： | 19/89頁 |
| 文件大小： | 941K |
| 代理商： | LFX500C-4F900C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
Lattice Semiconductor
ispXPGA Family Data Sheet
19
Table 7. sysHSI Block REFCLK Selections
1
Con
fi
guration and Programming
The ispXPGA family of devices takes a unique approach to FPGA con
fi
guration memory. It contains two types of
memory, Static RAM and non-volatile E
2
CMOS cells. The static RAM is used to control the functionality of the
device during normal operation and the E
2
CMOS memory cells are used to load the SRAM. The E
2
CMOS memory
module can be thought of as the hard drive for the ispXPGA con
fi
guration and the SRAM as the working con
fi
gura-
tion memory. There is a one-to-one relationship between SRAM memory and the E
2
CMOS cells. The SRAM can be
con
fi
gured either from the E
2
CMOS memory or from an external source, as shown in Figure 21.
Figure 21 shows the different ports and modes that are used in the con
fi
guration and programming of the ispXPGA
devices. There are two possible ports that can be used for con
fi
guration of the SRAM memory: the ISP port which
is compliant to the IEEE 1149.1 Test Access Port (TAP) Std. and the ISP port which accommodates bit-wide con
fi
g-
uration. The sysCONFIG port allows byte-wide con
fi
guration of the SRAM con
fi
guration memory. When program-
ming the E
2
CMOS memory, only the 1149.1 TAP can be used.
Con
fi
guration and programming done through the 1149.1 Test Access Port (TAP) are fully compliant to both the
IEEE Std. 1149.1 Boundary Scan TAP speci
fi
cation and the IEEE Std. 1532 In-System Con
fi
guration speci
fi
cation.
To con
fi
gure or program the device using the 1149.1 TAP the device must be in the ISP mode. To con
fi
gure the
SRAM memory using the sysCONFIG Port, the device must be in the sysCONFIG mode. Upon power-up, the
device’s SRAM memory can be con
fi
gured either from the E
2
CMOS memory or from an external source through
the sysCONFIG mode. Additionally, the SRAM can be re-con
fi
gured from the E
2
CMOS memory by executing a
“REFRESH.” See Lattice technical note number TN1026,
ispXP Configuration Usage Guide,
for more in depth
information on the different programming modes, timing and wake-up, available at www.latticesemi.com.
sysHSI Block
Available Global Clock Nets
0
CLK0, CLK1, CLK2, CLK3
1
CLK0, CLK1, CLK2, CLK4
2
CLK0, CLK1, CLK2, CLK5
3
CLK0, CLK1, CLK3, CLK6
4
CLK0, CLK1, CLK3, CLK7
5
CLK0, CLK3, CLK5, CLK7
6
CLK0, CLK2, CLK5, CLK7
7
CLK0, CLK1, CLK5, CLK6
8
CLK0, CLK5, CLK6
9
CLK0, CLK5, CLK6, CLK7
1. Table 6 applies to all devices. Ignore sysHSI blocks not available
in a speci
fi
c device.
相關PDF資料 |
PDF描述 |
|---|---|
| LFX125B-3F900C | The ispXPGA architecture |
| LFX200B-3F900C | The ispXPGA architecture |
| LFX500B-3F900C | The ispXPGA architecture |
| LFX125C-3F900C | The ispXPGA architecture |
| LFX125B-3F900I | The ispXPGA architecture |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LFX500C-4F900I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-4FE680C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-4FE680I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-4FH516C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-4FH516I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。