- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377640 > LFX200B-3F900C (Lattice Semiconductor Corporation) The ispXPGA architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | LFX200B-3F900C |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | The ispXPGA architecture |
| 中文描述： | 在ispXPGA架構(gòu) |
| 文件頁(yè)數(shù)： | 8/89頁(yè) |
| 文件大?。?/td> | 941K |
| 代理商： | LFX200B-3F900C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)
Lattice Semiconductor
ispXPGA Family Data Sheet
8
Figure 6. ispXPGA Wide Logic Generator
Con
fi
gurable Sequential Element
There are two registers in each CSE for a total of eight registers in each PFU. This high register count assists in
implementing ef
fi
cient pipelined applications with no utilization penalty. Each register can be con
fi
gured as a latch
or D type
fl
ip-
fl
op with either synchronous or asynchronous set or reset. Figure 2 shows the signals that feed the
register’s D inputs. Feed-through signals in the architecture ensure that registers are ef
fi
ciently utilized even if the
accompanying LUT is occupied.
Control Logic
The control signals available to the registers in a PFU are Clock, Clock Enable, and Set/Reset. Figure 7 shows the
various options available to generate the clock signal. As can be seen, the clock signal is the output of a 12:1 MUX
with true and compliment versions available from the 12:1 MUX. Each CSE can chose whether it uses the true or
compliment form of the clock. Figure 8 shows the Set/Reset selection for each PFU in the ispXPGA. A common
4B
XIN2
XIN3
S2
SEL1
4C
SEL2
S1
4D
S0
COUT
WIN2
WIN3
WLGW0
WLGW1
WLGX0
WLGX1
WLGY0
WLGY1
WLGZ0
WLGZ1
4A
S3
SEL0
YIN2
YIN3
ZIN2
ZIN3
SEL3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LFX500B-3F900C | The ispXPGA architecture |
| LFX125C-3F900C | The ispXPGA architecture |
| LFX125B-3F900I | The ispXPGA architecture |
| LFX125B-4F900I | The ispXPGA architecture |
| LFX200B-4F900I | The ispXPGA architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LFX200B-3F900I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:The ispXPGA architecture |
| LFX200B-3FE680C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX200B-3FE680I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX200B-3FH516C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX200B-3FH516I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。