參數(shù)資料
型號: LFECP20E-3F256C
廠商: Lattice Semiconductor Corporation
元件分類: 運動控制電子
英文描述: LinCMOS(TM) Quad Operational Amplifier 14-SOIC
中文描述: LatticeECP / EC的系列數(shù)據(jù)手冊
文件頁數(shù): 46/117頁
文件大?。?/td> 557K
代理商: LFECP20E-3F256C
3-10
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Lattice Semiconductor
RSDS
The LatticeECP/EC devices support differential RSDS standard. This standard is emulated using complementary
LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-3
is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for
RSDS operation. Resistor values in Figure 3-3 are industry standard values for 1% resistors.
Figure 3-3. RSDS (Reduced Swing Differential Standard)
Table 3-3. RSDS DC Conditions
5V Tolerant Input Buffer
The input buffers of the LatticeECP/EC family of devices can support 5V signals by using a PCI Clamp and an
external series resistor as shown in Figure 3-4.
Figure 3-4. 5 V Tolerant Input Buffer
Parameter
Z
OUT
R
S
R
P
R
T
V
OH
V
OL
V
OD
V
CM
Z
BACK
I
DC
Description
Typical
20
294
121
100
1.35
1.15
0.20
1.25
101.5
3.66
Units
ohm
ohm
ohm
ohm
V
V
V
V
ohm
mA
Output impedance
Driver series resistor
Driver parallel resistor
Receiver termination
Output high voltage
Output low voltage
Output differential voltage
Output common mode voltage
Back impedance
DC output current
100
294
294
On-chip
Emulated
RSDS Buffer
VCCIO = 2.5V
VCCIO = 2.5V
Zo = 100
+
-
121
Off-chip
External
Resistor
5V Signals from
Legacy Systems
V
CCIO
相關(guān)PDF資料
PDF描述
LFECP20E-3F256I LatticeECP/EC Family Data Sheet
LFECP20E-3F484C LinCMOS(TM) Quad Operational Amplifier 14-PDIP
LFECP20E-3F484I LatticeECP/EC Family Data Sheet
LFECP20E-3F672I LinCMOS(TM) Quad Operational Amplifier 14-SOIC
LFECP20E-3F900I LatticeECP/EC Family Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFECP20E-3F256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP20E-3F484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7 LUT 360 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFECP20E-3F484I 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7 LUT 360 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFECP20E-3F672C 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7 LUT 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFECP20E-3F672I 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7 LUT 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256