- 您現在的位置：買賣IC網 > PDF目錄358770 > LC8904 (Sanyo Electric Co.,Ltd.) Digital Audio Interface Receiver PDF資料下載
參數資料
| 型號： | LC8904 |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Digital Audio Interface Receiver |
| 中文描述： | 數字音頻接口接收器 |
| 文件頁數： | 16/20頁 |
| 文件大?。?/td> | 322K |
| 代理商： | LC8904 |
The CLK, CLKMD, CLKOUT1, and CLKOUT2 Pins
The output clocks for the CLKOUT1 and CLKOUT2 clock output pins is selected by the CLK and CLKMD pins.
Note: 1. The crystal oscillator clock is output in analog source mode.
2. The 256fs clock has a H:L duty ratio of 2:1 when the CLK pin is low.
The SUB1 and SUB2 Pins
These pins indicate the sampling frequency of the input data.
The state “#1” is indicated on a PLL lock error and in analog source mode.
Also note that the DATAOUT and EMPHA pins will output low levels in this state.
The EMPHA Pin
The ERROR pin and Error Processing
ERROR pin: When an error exists in the input data or when the PLL circuit is in the unlocked state, this pin goes high
and holds that high level for about 200 to 300 ms after data demodulation returns to normal. The table below lists the
data processing applied when an error occurs.
Note:
*
The CRC flags go low when a PLL lock error occurs.
Note: PLL lock error determination is performed starting from preamble detection.
The XMODE Pin
This pin is used for system reset. The system will start to operate normally if this pin is set high after the power supply
has risen to at least 4.5 V. If XMODE is set low, the VCO free-running clock will be output from the CLKOUT1 pin.
After application of power, the system will be reset if the XMODE pin is set low again.
No. 5014-16/20
LC8904Q
CLK
CLKOUT
*
1
L
Outputs a 384fs clock
H
Outputs a 512fs clock
CLKMD
CLKOUT2
L
Outputs a 256fs clock
*
2
H
Outputs a 128fs clock
Pin
32 kHz
44.1 kHz
48 kHz
#1
SUB1
H
L
L
H
SUB2
H
L
H
L
Pin
Emphasis applied
Emphasis not applied
Analog source mode
EMPHA
H
L
L
Type of error
DATAOUT
SUB1, SUB2
C bit
Sub Q
*
Up to eight consecutive parity errors
Previous data
Output
Output
Output
Eight or more consecutive parity errors
L
Output
Output
Output
PLL lock error
L
#1
L
L
相關PDF資料 |
PDF描述 |
|---|---|
| LC89051V | Digital Audio Interface Receiver(數字音頻接口接收器) |
| LC8905V | Digital Audio Interface Receiver(數字音頻接口接收器) |
| LC89060 | 6-Bit Video D/A Converter(6位視頻高速D/A轉換器) |
| LC89066 | 6-Bit Video D/A Converter(6位視頻高速D/A轉換器) |
| LC89080 | Video Signal 3-Channel 8-Bit D/A Converter(視頻信號電流輸出3通道8位D/A轉換器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LC8904Q | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
| LC89051V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
| LC89052T | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
| LC89052TA-E | 功能描述:音頻發(fā)送器、接收器、收發(fā)器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
| LC89052TA-TLM-E | 功能描述:音頻發(fā)送器、接收器、收發(fā)器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復。