Continued from preceding page.
No. 5175-12/24
LC72135M
No.
Control block/data
Functions
Related data
I/O port specification data
IOC2
Specifies the I/O direction for the bidirectional pin IO2.
Data: 0 = input mode, 1 = output mode
Output port data
BO1 to BO4, IO2
Data that determines the output from the BO1 to BO4, and IO2 output ports
Data: 0 = open, 1 = low
The data = 0 (open) state is selected after the power-on reset.
DO pin control data
DOC0, DOC1, DOC2
Data that determines the DO pin output
The open state is selected after the power-on reset.
Note: 1. end-UC: Check for IF counter measurement completion
x
. When end-UC is set and the IF counter is started (i.e., when CTE is changed
from zero to one), the DO pin automatically goes to the open state.
When the IF counter measurement completes, the DO pin goes low to indicate
the measurement completion state.
z
Depending on serial data I/O (CE: high) the DO pin goes to the open state.
2. Goes to the open state if the LCTR/I1 pin is set to the AM-IF counter function
(L/I1 = 1).
3. Goes to the open state if the I/O pin is specified to be an output port.
Caution: The state of the DO pin during a data input period (an IN1 or IN2 mode period with CE
high) will be open, regardless of the state of the DO control data (DOC0 to DOC2).
Also, the DO pin during a data output period (an OUT mode period with CE high)
will output the contents of the internal DO serial data in synchronization with the
CL pin signal, regardless of the state of the DO control data (DOC0 to DOC2).
Unlock detection data
UL0, UL1
Selects the phase error (E) detection width for checking PLL lock.
A phase error in excess of the specified detection width is seen as an unlocked state.
Note: In the unlocked state the DO pin goes low and the UL bit in the serial data
becomes zero.
Phase comparator
control data
DZ0, DZ1
Controls the phase comparator dead zone.
Dead zone widths: DZA < DZB < DZC < DZD
Clock time base
TBC
Setting TBC to one causes an 8 Hz, 40% duty clock time base signal to be output
from the BO1 pin. (BO1 data is invalid in this mode.)
Charge pump control data
DLC
Forcibly controls the charge pump output.
Note: If deadlock occurs due to the VCO control voltage (Vtune) going to zero and the VCO
oscillator stopping, deadlock can be cleared by forcing the charge pump output to
low and setting Vtune to V
CC
. (This is the deadlock clearing circuit.)
(6)
(7)
(8)
(9)
(10)
UL0, UL1,
CTE,
IOC2
DOC0,
DOC1,
DOC2
BO1
IOC2
DOC2
DOC1
DOC0
DO pin state
0
0
0
0
0
0
1
1
0
1
0
1
Open
Low when the unlock state is detected
end-UC
*
1
Open
1
1
1
1
0
0
1
1
0
1
0
1
Open
The LCTR/I1 pin state
*
2
The IO2 pin state
*
3
Open
UL1
UL0
E detection width
Detector output
0
0
Stopped
Open
0
1
0
E is output directly
1
0
±0.55 μs
E is extended by 1 to 2 ms
1
1
±1.11 μs
E is extended by 1 to 2 ms
DZ1
DZ0
Dead zone mode
0
0
DZA
0
1
DZB
1
0
DZC
1
1
DZD
DLC
Charge pump output
0
Normal operation
1
Forced low
Continued on next page.
(4)
(5)