tCASC Additional Delay for PT Cascading betwe" />
參數(shù)資料
型號: LC5512MV-45F484C
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 32/99頁
文件大小: 0K
描述: IC XPLD 512MC 4.5NS 484FPBGA
標準包裝: 60
系列: ispXPLD® 5000MV
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 4.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 512
輸入/輸出數(shù): 253
工作溫度: 0°C ~ 90°C
安裝類型: 表面貼裝
封裝/外殼: 484-BBGA
供應商設備封裝: 484-FPBGA(23x23)
包裝: 托盤
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
34
tCASC
Additional Delay for
PT Cascading
between MFBs
0.71
0.80
0.89
0.92
1.33
ns
tCICOMFB
Carry Chain Delay,
MFB to MFB
0.35
0.39
0.44
0.46
0.66
ns
tCICOMC
Carry Chain Delay,
Macro-Cell to
Macro-Cell
0.10
0.11
0.13
0.13
0.19
ns
tFLAG
Routing Delay for
Extended Function
Flags
2.62
2.94
3.27
3.40
4.91
ns
tFLAGEXP
Additional Flag
Delay when
Expanding Data
Widths
tFLAGFULL,
tFLAGAFULL,
tFLAGEMPTY,
tFLAGAEMPTY
2.57
2.89
3.21
3.34
4.82
ns
tSUM
Counter Sum Delay
tPTSA
0.80
0.90
1.00
1.04
1.50
ns
Optional Adjusters
tBLA
Block Loading
Adder
tROUTE
0.04
0.04
0.05
0.05
0.07
ns
tEXP
PT Expander Adder
tROUTE
0.53
0.60
0.66
0.69
0.99
ns
tINDIO
Additional Delay for
the Input Register
tINREG
0.50
0.56
0.63
0.65
0.94
ns
tPLL_SEC_DELAY
Secondary PLL
Output Delay
tPLL_DELAY
0.91
0.91
0.91
0.91
0.91
ns
tINEXP
MFB Input Extender
tROUTE
0.62
0.70
0.78
0.81
1.16
ns
Input and Output Buffer Delays
tIOI
Input Buffer Selec-
tion Adder
tGCLK_IN, tIN,
tGOE, tRST
Refer to sysIO Adjuster Tables
ns
tIOO
Output Buffer
Selection Adder
tBUF
ns
FIFO
tFIFOWCLKS
Write Data Setup
before Write Clock
Time
-0.27
-0.27
-0.22
-0.22
-0.21
ns
tFIFOWCLKH
Write Data Hold
after Write Clock
Time
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tFIFOCLKSKEW
Opposite Clock
Cycle Delay
1.40
1.40
1.76
1.76
1.83
ns
tFIFOFULL
Write Clock to Full
Flag Delay
3.08
3.08
3.85
3.85
4.00
ns
tFIFOAFULL
Write Clock to
Almost Full Flag
Delay
3.08
3.08
3.86
3.86
4.01
ns
tFIFOEMPTY
Read Clock to
Empty Flag Delay
3.08
3.08
3.86
3.86
4.01
ns
tFIFOAEMPTY
Read Clock to
Almost Empty Flag
Delay
3.08
3.08
3.86
3.86
4.01
ns
ispXPLD 5000MX Family Internal Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Base
Parameter
-4
-45
-5
-52
-75
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
SELECT
DEVICES
DISCONTINUED
相關PDF資料
PDF描述
180-015-202L011 CONN DB15 FEMALE HD SLD CUP TIN
AMM15DTAH CONN EDGECARD 30POS R/A .156 SLD
AMM15DTAD CONN EDGECARD 30POS R/A .156 SLD
SG6742HRSY IC CTRLR PWM PROG GREEN CM 8SOP
TAJS225M010SNJ CAP TANT 2.2UF 10V 20% 1206
相關代理商/技術參數(shù)
參數(shù)描述
LC5512MV-45F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45FN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MV-45FN208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family