參數(shù)資料
型號(hào)： LC4000Z
廠商： Lattice Semiconductor Corporation
英文描述： 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
中文描述： 3.3V/2.5V/1.8V在系統(tǒng)可編程超快高密度PDLs
文件頁(yè)數(shù)： 23/91頁(yè)
文件大?。?/td> 851K
代理商： LC4000Z
Lattice Semiconductor
ispMACH 4000V/B/C/Z Family Data Sheet
23
ispMACH 4000V/B/C External Switching Characteristics (Cont.)
Over Recommended Operating Conditions
Parameter
Description
1, 2, 3
-5
-75
-10
Units
Min.
Max.
Min.
Max.
Min.
Max.
t
PD
t
PD_MC
t
S
t
ST
t
SIR
t
SIRZ
t
H
t
HT
t
HIR
5-PT bypass combinatorial propagation delay
—
5.0
—
7.5
—
10.0
ns
20-PT combinatorial propagation delay through macrocell
—
5.5
—
8.0
—
10.5
ns
GLB register setup time before clock
3.0
—
4.5
—
5.5
—
ns
GLB register setup time before clock with T-type register
3.2
—
4.7
—
5.5
—
ns
GLB register setup time before clock, input register path
1.2
—
1.7
—
1.7
—
ns
GLB register setup time before clock with zero hold
2.2
—
2.7
—
2.7
—
ns
GLB register hold time after clock
0.0
—
0.0
—
0.0
—
ns
GLB register hold time after clock with T-type register
0.0
—
0.0
—
0.0
—
ns
GLB register hold time after clock, input register path
1.0
—
1.0
—
1.0
—
ns
t
HIRZ
GLB register hold time after clock, input register path with
zero hold
0.0
—
0.0
—
0.0
—
ns
t
CO
t
R
t
RW
t
PTOE/DIS
t
GPTOE/DIS
t
GOE/DIS
t
CW
GLB register clock-to-output delay
—
3.4
—
4.5
—
6.0
ns
External reset pin to output delay
—
6.3
—
9.0
—
10.5
ns
External reset pulse duration
2.0
—
4.0
—
4.0
—
ns
Input to output local product term output enable/disable
—
7.0
—
9.0
—
10.5
ns
Input to output global product term output enable/disable
—
9.0
—
10.3
—
12.0
ns
Global OE input to output enable/disable
—
5.0
—
7.0
—
8.0
ns
Global clock width, high or low
2.2
—
3.3
—
4.0
—
ns
t
GW
Global gate width low (for low transparent) or high (for
high transparent)
2.2
—
3.3
—
4.0
—
ns
t
WIR
f
MAX
f
MAX
(Ext.) Clock frequency with external feedback, [1/ (t
S
+ t
CO
)]
1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.
2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using GRP feedback.
Input register clock width, high or low
2.2
—
3.3
—
4.0
—
ns
4
Clock frequency with internal feedback
227
—
168
—
125
—
MHz
156
—
111
—
86
—
MHz
Timing v.3.2
相關(guān)PDF資料
PDF描述
LC4512x 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4512Z 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4128ZC-42M132C1 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4128ZC-42T100C 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4128ZC-75M132C1 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC4001B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Logic IC
LC4001BM 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Logic IC
LC401 制造商:POLYFET 制造商全稱(chēng):Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER LDMOS TRANSISTOR
LC40-1001 制造商:FLOWLINE 功能描述:Remote Level Controller, Gen Purpose, 1 Relay, 1 Sensor
LC4012B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Logic IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*