- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383254 > L9352B (意法半導(dǎo)體) CHOKE, COM/ASYM MODE 2X1.1MH 2A PDF資料下載
參數(shù)資料
| 型號： | L9352B |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CHOKE, COM/ASYM MODE 2X1.1MH 2A |
| 中文描述： | 智能四（2X5A/2X2.5A）的低邊開關(guān) |
| 文件頁數(shù)： | 10/21頁 |
| 文件大?。?/td> | 611K |
| 代理商： | L9352B |
L9352B
10/21
against recirculation errors, when D3 or D4 is not connected. All these error conditions shut off the power stage
and invert the status output information.
1.6
The status outputs indicate the switching state under normal conditions (status LOW = OFF; status HIGH = ON).
If an error occurs, the logic level of the status output is inverted, as listed in the diagnostic table below. All ex-
ternal errors, for example open load, are filtered internally. The following table shows the detected errors, the
filter times and the detection mode (on/off).
ON State
EN &IN = HIGH
EN &IN = LOW
Short circuit of the load
X
Error Detection
EN&IN=low means that at least one between enable and input is low. For the inputs IN=low means also no input
PWM. For the regulator input period longer than T
Dreg
and for the standard channel input period longer thanT
D
.
A detected error is stored in an error register. The reset of this register is made with a timer T
D
. With this ap-
proach all errors are present at the status output at least for the time T
D
.
All protection functions like short circuit of the output, overtemperature, clock failure or power-GND-loss in ON
condition are stored into an internal “fail” register. The output is then shut off. The register must be reset with a
low signal at the input. A “l(fā)ow signal” means that the input is low for a time longer than T
D
or T
DReg
for the re-
ulated channel, otherwise it is interpreted as a PWM input signal and the register is left in set mode.
Signal-GND-loss and VS-loss are detected in the active on mode, but they do not set the fail register. This type
of error is only delayed with the standard timer t
lf
function.
Open load is detected for all four channels in on- and off-state.
Open load in off condition detects the voltage on the output pin. If this voltage is below 0.33 * VS the error reg-
ister is set and delayed with T
D
. A sink current stage pull the output down to ground, with EN high. With EN low
the output is floating in case of openload and the detection is not assured. In the ON state the load current is
monitored by the non-regulated channels. If it drops below the specified threshold value I
QU
an open load is
detected and the error register is set and delayed with T
D
. A regulated channel detects the open load in the on
state with the current regulator error detection. If the output PWM reaches 90% for a time longer than t
RE
than
an error occurs. This could happen when no load is connected, the resistivity of the load is too high or the supply
voltage too low.
A clock failure (clock loss) is detected when the frequency becomes lower than f
CLK,min
. All status outputs are
set on error and all power outputs are shut off. The status signals remain in their state until the clock signal is
present again. A clock failure during power on of V
CC
is detected only on the regulated channels. The status
outputs of the channel 1 and 2 are low in this case.
OFF State
Filter time
Reset done by
t
sf
EN & IN = “LOW”
for T
D
or T
Dreg
timer T
D
Open load
(under voltage detection)
Open load
(under current detection)
Overtemperature
X
t
lf
X
t
sf
timer T
D
X
t
sf
EN & IN = “LOW”
for T
D
or T
Dreg
in on: EN & IN = “LOW”
for T
D
or T
Dreg
in off: timer T
D
timer T
D
timer T
D
in on: EN & IN = “LOW”
for T
D
or T
Dreg
in off: timer T
D
in on: EN & IN = “LOW”
for T
D
or T
Dreg
in off: timer T
D
Power-GND-loss
X
X
t
lf
Signal-GND-loss
Supply-VS-loss
Clock control
X
X
X
X
X
X
t
lf
t
lf
no
Output voltage clamp active
X
(regulated
channels)
no
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L9352 | CAP CER 1800PF 3.15KVDC R3 RAD |
| L9352-DIE1 | INTELLIGENT QUAD 2X5A/2X2.5A LOW-SIDE SWITCH |
| L9363 | QUAD INTEGRATED LOW SIDE DRIVER |
| L9377 | DUAL INTELLIGENT POWER LOW SIDE SWITCH |
| L9377DIE1 | DUAL INTELLIGENT POWER LOW SIDE SWITCH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L9352B-DIE1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:INTELLIGENT QUAD (2X5A/2X2.5A) LOW-SIDE SWITCH |
| L9352B-LF | 功能描述:電源開關(guān) IC - 配電 Intelligent Quad 2x5A/2x2.5A Switch RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻（最大值）:85 mOhms 開啟時間（最大值）:400 us 關(guān)閉時間（最大值）:20 us 工作電源電壓:3.2 V to 6.5 V 電源電流（最大值）: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23-5 |
| L9352B-TR-LF | 功能描述:電源開關(guān) IC - 配電 Intelligent Quad 2x5A/2x2.5A Switch RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻（最大值）:85 mOhms 開啟時間（最大值）:400 us 關(guān)閉時間（最大值）:20 us 工作電源電壓:3.2 V to 6.5 V 電源電流（最大值）: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23-5 |
| L9352-DIE1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:INTELLIGENT QUAD 2X5A/2X2.5A LOW-SIDE SWITCH |
| L9353M | 制造商:EPCOS 制造商全稱:EPCOS 功能描述:IF Filter for Audio Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。