- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67754 > L3G4200DHTR (STMICROELECTRONICS) SPECIALTY ANALOG CIRCUIT, PBGA16 PDF資料下載
參數(shù)資料
| 型號： | L3G4200DHTR |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PBGA16 |
| 封裝： | 4 X 4 MM, 1.10 MM HEIGHT, ROHS COMPLIANT, PLASTIC, LGA-16 |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 949K |
| 代理商： | L3G4200DHTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
L3G4200DH
Digital interfaces
Doc ID 17300 Rev 1
21/28
Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number
of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit
(MSb) first. If a receiver cannot receive another complete byte of data until it has performed
some other function, it can hold the clock line SCL LOW to force the transmitter into a wait
state. Data transfer only continues when the receiver is ready for another byte and releases
the data line. If a slave receiver does not acknowledge the slave address (i.e., it is not able
to receive because it is performing some real-time function) the data line must be left HIGH
by the slave. The master can then abort the transfer. A LOW to HIGH transition on the SDA
line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be
terminated by the generation of a STOP (SP) condition.
In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-
address field. In other words, SUB(7) must be equal to 1, while SUB(6-0) represents the
address of the first register to be read.
In the presented communication format, MAK is “master acknowledge” and NMAK is “no
master acknowledge”.
4.2
SPI bus interface
The SPI is a bus slave. The SPI allows writing and reading of the registers of the device. The
serial interface interacts with the external world through 4 wires: CS, SPC, SDI and SDO.
Table 14.
Transfer when master is writing multiple bytes to slave
Master
ST
SAD + W
SUB
DATA
SP
Slave
SAK
Table 15.
Transfer when master is receiving (reading) one byte of data from slave
Master
ST
SAD + W
SUB
SR
SAD + R
NMAK
SP
Slave
SAK
DATA
Table 16.
Transfer when master is receiving (reading) multiple bytes of data from slave
Master ST SAD+W
SUB
SR SAD+R
MAK
NMAK
SP
Slave
SAK
SAK DATA
DATA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L3G4200D | SPECIALTY ANALOG CIRCUIT, PBGA16 |
| L5981 | 1 A SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PDSO8 |
| L5981TR | 1 A SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PDSO8 |
| L5985 | 2 A SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PDSO8 |
| L5985TR | 2 A SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L3G4200DTR | 功能描述:螺旋儀 MEMS 3-Axis Gyro 96 LVL FIFO 1.8V RoHS:否 制造商:Murata 傳感軸:Triple 靈敏度: 輸出類型:Digital 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:5 mA 封裝 / 箱體: |
| L3G4IS | 功能描述:螺旋儀 3-Axis MEMS Gryo 2.4 to 3.6v 3 Select RoHS:否 制造商:Murata 傳感軸:Triple 靈敏度: 輸出類型:Digital 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:5 mA 封裝 / 箱體: |
| L3G4ISTR | 功能描述:螺旋儀 3-Axis MEMS Gryo 2.4 to 3.6v 3 Select RoHS:否 制造商:Murata 傳感軸:Triple 靈敏度: 輸出類型:Digital 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:5 mA 封裝 / 箱體: |
| L3-G51N-GT | 制造商:Sloan AG 功能描述: |
| L3GD20 | 功能描述:螺旋儀 MEMS 3-Axis GRYO 16-Bit Data 1.8V RoHS:否 制造商:Murata 傳感軸:Triple 靈敏度: 輸出類型:Digital 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:5 mA 封裝 / 箱體: |
發(fā)布緊急采購，3分鐘左右您將得到回復。