參數(shù)資料
型號: KSZ9021GQ
廠商: Micrel Inc
文件頁數(shù): 20/59頁
文件大?。?/td> 0K
描述: IC TXRX 10/100/1000 3.3V 128PQFP
標(biāo)準(zhǔn)包裝: 66
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 8/8
規(guī)程: 千兆位以太網(wǎng)
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 128-BFQFP
供應(yīng)商設(shè)備封裝: 128-PQFP(14x20)
包裝: 托盤
產(chǎn)品目錄頁面: 1081 (CN2011-ZH PDF)
其它名稱: 576-3396
Micrel, Inc.
KSZ9021GQ
September 2010
27
M9999-091010-1.2
MII Interface
The Media Independent Interface (MII) is compliant with the IEEE 802.3 Specification. It provides a common interface
between MII PHYs and MACs, and has the following key characteristics:
Pin count is 16 pins (7 pins for data transmission, 7 pins for data reception, and 2 pins for carrier and collision
indication).
10Mbps and 100Mbps are supported at both half and full duplex.
Data transmission and reception are independent and belong to separate signal groups.
Transmit data and receive data are each 4-bit wide, a nibble.
In MII operation, the MII pins function as follow:
The PHY sources the transmit reference clock, TX_CLK, at 25MHz for 100Mbps and 2.5MHz for 10Mbps.
The PHY recovers and sources the receive reference clock, RX_CLK, at 25MHz for 100Mbps and 2.5MHz for
10Mbps.
TX_EN, TXD[3:0] and TX_ER are driven by the MAC and shall transition synchronously with respect to TX_CLK.
RX_DV, RXD[3:0], and RX_ER are driven by the KSZ9021GQ and shall transition synchronously with respect to
RX_CLK.
CRS and COL are driven by the KSZ9021GQ and are not required to transition synchronously with respect to
either TX_CLK or RX_CLK.
The KSZ9021GQ combines GMII mode with MII mode to form GMII/MII mode to support data transfer at 10/100/1000
Mbps speed. After the power-up or reset, the KSZ9021GQ is then configured to GMII/MII mode if the MODE[3:0] strap-in
pins are set to 0001. See Strapping Options section.
The KSZ9021GQ has the option to output a low jitter 125MHz reference clock on CLK125_NDO (pin 107). This clock
provides a lower cost reference clock alternative for GMII/MII MACs that require a 125MHz crystal or oscillator. The
125MHz clock output is enabled after power-up or reset if the CLK125_EN strap-in pin is pulled high.
The KSZ9021GQ provides a dedicated transmit clock output pin for MII mode, defined as follow:
TX_CLK (output, pin 115)
:
Sourced by KSZ9021GQ in MII mode for 10/100Mbps speed
相關(guān)PDF資料
PDF描述
VE-JN2-MW-F2 CONVERTER MOD DC/DC 15V 100W
AD7111KN IC DAC LOGARITHMIC 16-DIP
LTC2803IDHC#PBF IC TXRX RS232 DUAL 16-DFN
VE-JN2-MW-F1 CONVERTER MOD DC/DC 15V 100W
AD7537BQ IC DAC 12BIT DUAL MULT 24-CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ9021GQI 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver w/ GMII/MII, I-Temp RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ9021RL 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with GMII RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ9021RL-EVAL 制造商:Micrel Inc 功能描述:GIGABIT ETHERNET TRANSCEIVER W 制造商:Micrel Inc 功能描述:KIT EVALUATION FOR KSZ9021RL
KSZ9021RLI 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with RGMII, I-Temp RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ9021RN 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with RGMII, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray