- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10661 > KSZ8031RNL TR (Micrel Inc)TXRX PHY 100BASE TX 3.3V 24QFN PDF資料下載
參數(shù)資料
| 型號： | KSZ8031RNL TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 3/43頁 |
| 文件大小： | 0K |
| 描述： | TXRX PHY 100BASE TX 3.3V 24QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | PHY 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | RMII |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 24-QFN（4x4） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 配用： | 576-3862-ND - BOARD EVALUATION FOR KSZ8031RNL |
| 其它名稱： | 576-3843-6 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
Micrel, Inc.
KSZ8021RNL / KSZ8031RNL
August 2010
11
M9999-082710-1.0
Strapping Options – KSZ8021RNL / KSZ8031RNL
Pin Number
Pin Name
Type
(1)
Pin Function
15
PHYAD[1:0]
Ipd/O
The PHY Address is latched at the de-assertion of reset and is configurable to either
one of the following two values:
Pull-up = PHY Address is set to 00011b (0x3h)
Pull-down (default) = PHY Address is set to 00000b (0x0h)
PHY Address bits [4:2] are set to ‘000’ by default.
23
ANEN_SPEED
Ipu/O
Auto-Negotiation Enable and SPEED mode
Pull-up (default) = Enable Auto-Negotiation and set 100Mbps Speed
Pull-down = Disable Auto-Negotiation and set 10Mbps Speed
At the de-assertion of reset, this pin value is latched into register 0h bit [12] for Auto-
negotiation enable/disable, register 0h bit [13] for the Speed select, and register 4h
(Auto-Negotiation Advertisement) for the Speed capability support.
Note:
1.
Ipu/O = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.
Ipd/O = Input with internal pull-down (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.
The PHYAD[1:0] strap-in pin is latched at the de-assertion of reset. In some systems, the RMII MAC receive input pin may drive high/low during
power-up or reset, and consequently cause the PHYAD[1:0] strap-in pin, a shared pin with the RMII CRS_DV signal, to be latched to the
unintended high/low states. In this case, an external pull-up (4.7K) or pull-down (1.0K) should be added on the PHYAD[1:0] strap-in pin to ensure
the intended value is strapped-in correctly.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX981CSA+T | IC COMPARATOR OD 8-SOIC |
| VE-B1V-IV-F1 | CONVERTER MOD DC/DC 5.8V 150W |
| LTC1858CG#PBF | IC ADC 8CH 14BIT 100KSPS 28-SSOP |
| MAX972CSA+T | IC COMPARATOR OD 8-SOIC |
| VI-B1V-IV-F4 | CONVERTER MOD DC/DC 5.8V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8041FTL | 功能描述:以太網(wǎng) IC Physical Layer Transceiver 10/100BASE-FX (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8041FTL TR | 功能描述:以太網(wǎng) IC Physical Layer Transceiver 10/100BASE-FX (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8041FTL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8041FTL Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8041FTLI | 功能描述:以太網(wǎng) IC Physical Layer Transceiver 10/100BASE-FX (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8041FTLI TR | 功能描述:以太網(wǎng) IC Physical Layer Transceiver 10/100BASE-FX (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。