- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3987 > KMPC8560PX833LC (Freescale Semiconductor)IC MPU POWERQUICC III 783-FCPBGA PDF資料下載
參數(shù)資料
| 型號： | KMPC8560PX833LC |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 11/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU POWERQUICC III 783-FCPBGA |
| 標準包裝： | 2 |
| 系列： | MPC85xx |
| 處理器類型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 833MHz |
| 電壓： | 1.2V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 784-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MOTOROLA
MPC8560 PowerQUICC III
19
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Address Map
3.16 Address Map
The MPC8560 supports a flexible physical address map. Conceptually, the address map consists of local
space and external address space. The local address map is 4 Gbytes. The MPC8560 can be made part of a
larger system address space through the mapping of translation windows. This functionality is included in
the address translation and mapping units (ATMUs). Both inbound and outbound translation windows are
provided. The ATMUs allows the MPC8560 to be part of larger address maps such as the PCI 64-bit address
environment and the RapidIO environment.
3.17 OCeaN Switch Fabric
In order to reduce the strain on the core interconnects with the addition of new functional blocks in this
generation of the PowerQUICC family, an on-chip non-blocking crossbar switch fabric called OCeaN
(on-chip network) has been integrated to decrease contention, decrease latency, and increase bandwidth.
This revolutionary non-blocking crossbar fabric allows for full-duplex port connections at 128 Gbps
concurrent throughput and independent per-port transaction queuing and flow control.
Part IV Data Processing Overview
Protocol data units (PDUs) can navigate through the various MPC8560 I/O ports in three ways. With the
first method, data is processed by the MPC8560 CPM (as it is received and transmitted through the
UTOPIAs, MIIs, and TDMs associated with the CPM) and the local bus. In the second method, data is
received by any of the available I/O ports, sent through the on-chip switch fabric, and transmitted on the
target I/O port without the use of the ECM. The third method by which data can be routed from any I/O port
to any other I/O port is through the ECM.
4.1
Processing Between the CPM and Local Bus
In this case, the MPC8560 stores data in buffers that reside in SDRAM on the local bus. These buffers are
each referenced by a buffer descriptor (BD), which may reside in one of two tables—Rx-receive and
Tx-transmit—typically placed in DPRAM. The following is a general overview of how incoming data is
processed by the CPM (refer to Figure 3).
1. Rx data is decoded when it arrives on the I/O port; the PDU is delineated from the incoming data
stream.
2. Data is converted from its serial form into a parallel form and loaded into the Rx FIFO.
3. When the Rx FIFO is filled to a set threshold, the respective communication channel signals the
CPM for service.
4. The CPM accesses the next available RxBD in the RxBD table (pointed to by a register in the
channel’s parameter RAM table). The BD defines the main memory location where the data is to
be placed, as well as the length of this buffer. Data is then moved from the Rx FIFO to a temporary
storage location by the CPM.
5. Data is finally moved from this temporary storage location to main memory through DMA
transactions. The status and control bits of the BD are updated, and the BD is closed.
6. A CPU interrupt is instantiated to notify the core that a new packet has been received.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KMPC8560PX833LB | IC MPU POWERQUICC III 783-FCPBGA |
| IDT70V657S12BC8 | IC SRAM 1.125MBIT 12NS 256BGA |
| KMPC8560PX667LB | IC MPU POWERQUICC III 783-FCPBGA |
| IDT70V3389S6PRF8 | IC SRAM 1.125MBIT 6NS 128TQFP |
| KMPC8560CVT667JB | IC MPU POWERQUICC III 783-FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KMPC8560PXAQFB | 功能描述:微處理器 - MPU PQ 3 DRACO-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8560VT667LB | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8560VT667LC | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8560VT833LB | 功能描述:微處理器 - MPU PQ 3 8560DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8560VT833LC | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。