參數(shù)資料
型號(hào)： KMPC8560CPX667JB
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 5/36頁(yè)
文件大?。?/td> 0K
描述： IC MPU POWERQUICC III 783-FCPBGA
標(biāo)準(zhǔn)包裝： 2
系列： MPC85xx
處理器類型： 32-位 MPC85xx PowerQUICC III
速度： 667MHz
電壓： 1.2V
安裝類型： 表面貼裝
封裝/外殼： 784-BBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 783-FCPBGA（29x29）
包裝： 托盤
MOTOROLA
MPC8560 PowerQUICC III
13
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
On-Chip Memory Unit
activities. The CP has an instruction set optimized for communications but that can also be used for
general-purpose applications, relieving the system core of small, often repeated tasks.
Two serial DMAs (SDMAs), one associated with the local bus and one associated with the e500
coherency module (ECM), handling transfers simultaneously
Three full-duplex, serial FCCs supporting ATM (155 Mbps) protocol through two UTOPIA L2
interfaces, IEEE 802.3 and fast Ethernet protocols, HDLC up to E3 rates (45 Mbps) and totally
transparent operation. Each FCC can be configured to transmit fully-transparent data and receive
HDLC data, or vice-versa.
Two MCCs capable of handling an aggregate of 256 64-Kbps HDLC or transparent channels,
multiplexed on up to 8 TDM interfaces. The MCC also supports super-channels of rates higher than
64 Kbps and subchanneling of the 64-Kbps channels.
Four full-duplex SCCs supporting high-level synchronous data link control, HDLC, local talk,
UART, synchronous UART, BISYNC, and transparent
SPI and I2C bus controllers
TSA that supports multiplexing of data from any of the four SCCs and three FCCs
ATM TC-layer functionality is implemented internally to support applications that receive ATM
traffic over standard serial protocols (T1, E1, xDSL) through their serial interface ports
3.3
On-Chip Memory Unit
The MPC8560 contains an internal 256-Kbyte memory array that can be configured as memory-mapped
SRAM or as a look-aside L2 cache. The array can also be divided into two 128-Kbyte arrays, one of which
may be used as cache and the other as SRAM.
The memory controller for this array connects to the core complex bus (CCB) and communicates through
128-bit read and write buses to the e500 core and the MPC8560 system logic.
The on-chip memory unit contains:
256 Kbytes of on-chip memory
— L2 cache partitioning is configurable
— Can act as a 256-Kbyte L2 cache
— 256-Kbyte array organized as 1024 eight-way sets of 32-byte cache lines
— Array can be partitioned into 128-Kbyte L2 cache and 128-Kbyte memory mapped SRAM
— Can act as two 128-Kbyte memory-mapped SRAM arrays or a 256-Kbyte SRAM region
— SRAM operation is byte-accessible
— Data ECC on 64-bit boundaries (single-error correction, double-error detection)
— Tag parity (1 bit covering all tag bits)
— Cache mode supports instruction caching, data caching, or both
— External masters can force data to be allocated into the cache through programmed memory
ranges or special transaction types
— Separate locking for instructions and data so that locks can be set and cleared separately
— Supports locking the entire cache or selected lines
— Individual line locks are set and cleared through core-initiated instructions, by external reads or
writes, or by accesses to programmed memory ranges
— Flash clearing done through writes to L2 configuration registers
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
KMPC855TZQ80D4 IC MPU POWERQUICC 80MHZ 357-PBGA
XC4085XL-3BG432I IC FPGA I-TEMP 3.3V 3SPD 432MBGA
IDT7038L20PF IC SRAM 1.125MBIT 20NS 100TQFP
KMPC860DECZQ50D4 IC MPU POWERQUICC 50MHZ 357-PBGA
IDT7019L20PF IC SRAM 1.125MBIT 20NS 100TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMPC8560CVT667JB 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMPC8560PX667JB 功能描述:電源管理IC開發(fā)工具 32-BIT CMOS 667MHz RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
KMPC8560PX667LB 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMPC8560PX667LC 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMPC8560PX833LB 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*