參數(shù)資料
型號: KM718V089
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 512Kx36 & 1Mx18 Synchronous SRAM
中文描述: 512Kx36
文件頁數(shù): 17/20頁
文件大?。?/td> 536K
代理商: KM718V089
512Kx36 & 1Mx18 Synchronous SRAM
- 17 -
Rev 1.0
December 1999
KM718V089
KM736V989
APPLICATION INFORMATION
DEPTH EXPANSION
The Samsung 512Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion.
This permits easy secondary cache upgrades from 512K depth to 1M depth without extra logic.
Data
Address
CLK
ADS
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address Data
ADV
ADSP
512Kx36
SPB
SRAM
(Bank 0)
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address Data
ADV
ADSP
512Kx36
SPB
SRAM
(Bank 1)
CLK
Address
Cache
Controller
A
[0:19]
A
[19]
A
[0:18]
A
[19]
A
[0:18]
I/O
[0:71]
Microprocessor
Clock
ADSP
ADDRESS
[0:n]
Data Out
(Bank 0)
Bank 0 is selected by
CS
2
, and Bank 1 deselected by
CS
2
Q1-1
Q1-2
Q1-4
Q1-3
OE
Data Out
(Bank 1)
t
SS
t
SH
A1
A2
WRITE
CS
1
A
n+1
ADV
Q2-2
Q2-4
Q2-3
t
AS
t
AH
t
WS
t
WH
t
ADVS
t
ADVH
t
OE
t
LZOE
t
HZC
Bank 0 is deselected by
CS
2
, and Bank 1 selected by
CS
2
t
CSS
t
CSH
CD
t
LZC
Q2-1
INTERLEAVE READ TIMING
(Refer to non-interleave write timing for interleave write timing)
Don
t Care
Undefined
(ADSP CONTROLLED , ADSC=HIGH)
*Notes :
n = 14 32K depth , 15 64K depth
16 128K depth , 17 256K depth
18 512K depth , 19 1M depth
相關(guān)PDF資料
PDF描述
KM718FV4021H-5 128Kx36 & 256Kx18 Synchronous Pipelined SRAM
KM718FV4021H-6 128Kx36 & 256Kx18 Synchronous Pipelined SRAM
KM718FV4021H-7 128Kx36 & 256Kx18 Synchronous Pipelined SRAM
KM718V887 256Kx18 Synchronous SRAM
KM718V987 256Kx36 & 512Kx18 Synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM718V789AT-60 制造商:Samsung Semiconductor 功能描述:
KM718V887 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx18 Synchronous SRAM
KM718V887T-9 制造商:Samsung SDI 功能描述:MEMORY-SRAM
KM718V987 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
KM7-19-20PN 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk