參數(shù)資料
型號(hào): KM48V514D
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 512K x 8Bit CMOS Dynamic RAM with Extended Data Out(高速512K x 8位 CMOS 動(dòng)態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出))
中文描述: 為512k × 8位的CMOS動(dòng)態(tài)隨機(jī)存儲(chǔ)器的擴(kuò)展數(shù)據(jù)輸出(高速為512k × 8位的CMOS動(dòng)態(tài)隨機(jī)存儲(chǔ)器(帶擴(kuò)展數(shù)據(jù)輸出))
文件頁(yè)數(shù): 7/21頁(yè)
文件大?。?/td> 372K
代理商: KM48V514D
KM48C514D, KM48V514D
CMOS DRAM
An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles
before proper device operation is achieved.
V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals.
Transition times are measured between V
IH
(min) and V
IL
(max) and are assumed to be 2ns for all inputs.
Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
Operation within the
t
RCD
(max) limit insures that
t
RAC
(max) can be met.
t
RCD
(max) is specified as a reference point only.
If
t
RCD
is greater than the specified
t
RCD
(max) limit, then access time is controlled exclusively by
t
CAC
.
Assumes that
t
RCD
t
RCD
(max).
This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V
oh
or V
ol
.
t
WCS
,
t
RWD
,
t
CWD
,
t
AWD
and
t
CPWD
are non restrictive operating parameters. They are included in the data sheet as electrical
characteristics only. If
t
WCS
t
WCS
(min), the cycle is an early write cycle and the data output will remain high impedance for
the duration of the cycle. If
t
CWD
t
CWD
(min),
t
RWD
t
RWD
(min),
t
AWD
t
AWD
(min) and
t
CPWD
t
CPWD
(min) then the cycle is a
read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above con-
ditions is satisfied, the condition of the data out is indeterminate.
Either
t
RCH
or
t
RRH
must be satisfied for a read cycle.
These parameters are referenced to CAS falling edge in early write cycles and to W falling edge in OE controlled write cycle
and read-modify-write cycles.
Operation within the
t
RAD
(max) limit insures that
t
RAC
(max) can be met.
t
RAD
(max) is specified as a reference point only.
If
t
RAD
is greater than the specified
t
RAD
(max) limit, then access time is controlled by
t
AA
.
t
ASC
6ns, Assume t
T
= 2.0ns
If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going.
If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
If
t
RASS
100us, then RAS precharge time must use
t
RPS
instead of
t
RP
.
For RAS-only refresh and burst CAS-before-RAS refresh mode, 1024(1K) cycle of burst refresh must be executed within
16ms before and after self refresh, in order to meet refresh specification.
For distributed CAS-before-RAS with 15.6us interval, CAS-before-RAS refresh should be executed with in 15.6us immedi-
ately before and after self refresh in order to meet refresh specification.
7.
6.
5.
10.
9.
8.
12.
11.
3.
2.
1.
4.
13.
14.
15.
NOTES
相關(guān)PDF資料
PDF描述
KM48V8100B 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動(dòng)態(tài)RAM(帶快速頁(yè)模式))
KM48V8000B 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動(dòng)態(tài)RAM(帶快速頁(yè)模式))
KM6161000B 64K x16 Bit Low Power CMOS Static RAM(64K x16位低功耗 CMOS 靜態(tài)RAM)
KM6161002A 64K x 16 Bit High-Speed CMOS Static RAM(64K x 16位高速CMOS 靜態(tài)RAM)
KM6161002AI 64K x 16 Bit High-Speed CMOS Static RAM(64K x 16位高速CMOS 靜態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM48V8004B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 8bit CMOS Dynamic RAM with Extended Data Out
KM48V8004C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 8bit CMOS Dynamic RAM with Extended Data Out
KM48V8104B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 8bit CMOS Dynamic RAM with Extended Data Out
KM48V8104C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 8bit CMOS Dynamic RAM with Extended Data Out
KM4AM-L 制造商:Micro-Star International 功能描述:MATX KM400A SOCKETA LAN/VID - Bulk