- 您現在的位置：買賣IC網 > PDF目錄373156 > KM432S2030CT-F8 (SAMSUNG SEMICONDUCTOR CO. LTD.) 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL PDF資料下載
參數資料
| 型號： | KM432S2030CT-F8 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| 中文描述： | 200萬× 32內存為512k × 32 × 4銀行同步DRAM LVTTL |
| 文件頁數： | 7/43頁 |
| 文件大?。?/td> | 1161K |
| 代理商： | KM432S2030CT-F8 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
KM432S2030C
CMOS SDRAM
REV. 1.1 Mar. '99
- 7 -
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
*1
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
*1
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
1. The DC/AC Test Output Load of KM432S2030C-6/7 is 30pF.
2. The VDD condition of KM432S2030C-6 is 3.135V~3.6V.
Note :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then
rounding off to the next higher integer. Refer to the following clock unit based AC conversion table
Notes :
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
Note
-6
6
12
18
18
42
-7
7
14
18
18
49
-8
8
16
18
18
48
-10
10
20
20
20
50
CLK cycle time
Row active to row active delay
RAS to CAS delay
Row precharge time
t
CC(min)
t
RRD(min)
t
RCD(min)
t
RP(min)
t
RAS(min)
t
RAS(max)
t
RC
(
min
)
t
RDL(min)
t
CDL(min)
t
BDL(min)
t
CCD(min)
t
MRS(min)
ns
ns
ns
ns
ns
us
ns
CLK
CLK
CLK
CLK
CLK
1
1
1
1
Row active time
100
Row cycle time
Last data in to row precharge
Last data in to new col.address delay
Last data in to burst stop
Col. address to col. address delay
Mode Register Set cycle time
66
67
68
70
1
2
1
1
1
2
2
1
2,5
2
2
3
Number of valid output data
CAS Latency=3
CAS Latency=2
ea
4
相關PDF資料 |
PDF描述 |
|---|---|
| KM432S2030CT-G10 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-G6 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-G7 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-G8 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F10 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| KM432S2030CTG10 | 制造商:SAMSUNG 功能描述:* |
| KM432S2030CT-G10 | 制造商:Samsung SDI 功能描述:DRAM Chip SDRAM 64M-Bit 3.3V 86-Pin TSOP-II |
| KM432S2030CT-G6 | 制造商:Samsung Semiconductor 功能描述: |
| KM432S2030CT-G7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-G8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復。