
Page 60
KM416RD8AC(D)/KM418RD8AC(D)
Direct RDRAM
Rev. 1.01 Oct. 1999
NOXOP
No-operation command in XOP field.
NSR
INIT register field- NAP self-refresh.
A collection of bits carried on the Channel.
packet
PDN
Power state - needs SCK/CMD wakeup.
Powerdown command in ROP field.
PDNR
PDNXA
Control register - PDN exit delay A.
Control register - PDN exit delay B.
PDNXB
pin efficiency
The fraction of non-idle cycles on a pin.
PREC,PRER,PREX precharge commands.
PRE
PREC
Precharge command in COP field.
precharge
Prepares sense amp and bank for activate.
Precharge command in ROP field.
PRER
PREX
Precharge command in XOP field.
INIT register field - PDN/NAP exit.
PSX
PSR
INIT register field - PDN self-refresh.
CNFGB register field - protocol version.
PVER
Q
Read data packet on DQ pins.
Row address field of ROWA packet.
R
RBIT
CNFGB register field - # row address bits.
Read (/precharge) command in COP field.
RD/RDA
read
Operation of accesssing sense amp data.
Moving information from the Channel into
the RDRAM (a serial stream is demuxed).
receive
REFA
Refresh-activate command in ROP field.
Control register - next bank (self-refresh).
REFB
REFBIT
CNFGA register field - ignore bank bits
(for REFA and self-refresh).
Refresh-precharge command in ROP field.
REFP
REFR
Control register - next row for REFA.
Periodic operations to restore storage cells.
refresh
retire
The automatic operation that stores write
buffer into sense amp after WR command.
RLXC,RLXR,RLXX relax commands.
RLX
RLXC
Relax command in COP field.
Relax command in ROP field.
RLXR
RLXX
Relax command in XOP field.
Row-opcode field in ROWR packet.
2
CBIT
dualocts of cells (bank/sense amp).
Pins for row-access control
ROP
row
ROW
ROW
ROWA or ROWR packets on ROW pins.
Activate packet on ROW pins.
ROWA
ROWR
Row operation packet on ROW pins.
RQ
Alternate name for ROW/COL pins.
Rambus Signaling Levels.
RSL
SAM
Sample (I
OL
) command in XOP field.
Serial address packet for control register
transactions w/ SA address field.
SA
SBC
Serial broadcast field in SRQ.
CMOS clock pin.
SCK
SD
Serial data packet for control register
transactions w/ SD data field.
Serial device address in SRQ packet.
SDEV
SDEVID
INIT register field - Serial device ID.
self-refresh
Refresh mode for PDN and NAP.
Fast storage that holds copy of bank’s row.
sense amp
SETF
Set fast clock command from SOP field.
Set reset command from SOP field.
SETR
SINT
Serial interval packet for control register
read/write transactions.
CMOS serial pins for control registers.
SIO0,SIO1
SOP
Serial opcode field in SRQ.
Serial read opcode command from SOP.
SRD
SRP
INIT register field - Serial repeat bit.
Serial request packet for control register
read/write transactions.
SRQ
STBY
Power state - ready for ROW packets.
Control register - stepping version.
SVER
SWR
Serial write opcode command from SOP.
TCLSCAS register field - t
CAS
core delay.
TCLSCAS register field - t
CLS
core delay.
Control register - t
CAS
and t
CLS
delays.
Control register - t
CYCLE
delay.
Control register - t
DAC
delay.
Control register - for test purposes.
Control register - for test purposes.
TCAS
TCLS
TCLSCAS
TCYCLE
TDAC
TEST77
TEST78
TRDLY
Control register - t
RDLY
delay.
ROW,COL,DQ packets for memory
access.
transaction
transmit
Moving information from the RDRAM
onto the Channel (parallel word is muxed).
Write (/precharge) command in COP field.
WR/WRA
write
Operation of modifying sense amp data.
Extended opcode field in COLX packet
XOP