- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9986 > KAD2708L-10Q68 (Intersil)IC ADC 8BIT 105MSPS SGL 68-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | KAD2708L-10Q68 |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT 105MSPS SGL 68-QFN |
| 產(chǎn)品培訓(xùn)模塊： | High-Speed Analog-to-Digital Converters Solutions for Industrial Control Applications |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | FemtoCharge™ |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 105M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 196mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 68-QFN（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
13
FN6813.1
April 14, 2011
A back-to-back transformer scheme is used to improve
common-mode rejection, which keeps the common-mode
level of the input matched to VCM. The value of the
termination resistor should be determined based on the
desired impedance.
The sample-and-hold circuit design uses a switched
capacitor input stage, which creates current spikes when the
sampling capacitance is reconnected to the input voltage.
This creates a disturbance at the input, which must settle
before the next sampling point. Lower source impedance
results in faster settling and improved performance;
therefore, a 1:1 transformer and low shunt resistance are
recommended for optimal performance.
A differential amplifier can be used in applications that
require DC coupling, at the expense of reduced dynamic
performance. In this configuration, the amplifier typically
reduces the achievable SNR and distortion performance. A
typical differential amplifier configuration is shown in
Figure 25.
Clock Input
The clock input circuit is a differential pair (Figure 29).
Driving these inputs with a high level (up to 1.8VP-P on each
input) sine or square wave provides the lowest jitter
performance. The recommended drive circuit is shown in
Figure 26. The clock can be driven single-ended, but this
reduces the edge rate and may impact SNR performance.
Use of the clock divider is optional. The KAD2708L's ADC
requires a clock with 50% duty cycle for optimum
performance. If such a clock is not available, one option is to
generate twice the desired sampling rate, and then use the
KAD2708L's divide-by-2 to generate a 50%-duty-cycle clock.
This frequency divider uses the rising edge of the clock, so a
50% clock duty cycle is assured. Table 2 describes the
CLKDIV connection.
CLKDIV is internally pulled low, so a pull-up resistor or logic
driver must be connected for undivided clock.
Jitter
In a sampled data system, clock jitter directly impacts the
achievable SNR performance. The theoretical relationship
between clock jitter and maximum SNR is shown in
Where tJ is the RMS uncertainty in the sampling instant.
This relationship shows the SNR that would be achieved if
clock jitter were the only non-ideal factor. In reality,
achievable SNR is limited by internal factors such as
differential nonlinearity aperture jitter and thermal noise.
FIGURE 23. TRANSFORMER INPUT, GENERAL APPLICATION
ADT1-1WT
0.1F
KAD2708
VCM
50
O
0.01F
Analog
In
ADT1-1WT
Ω
ADTL1-12
0.1F
KAD2708
VCM
ADTL1-12
1nF
Analog
Input
25
O
25
O
FIGURE 24. TRANSFORMER INPUT, HIGH IF APPLICATION
Ω
KAD2708
VCM
0.1F
0.22F
69.8O
49.9O
100O
69.8O
348O
CM
151O
25O
+
Vin
-
FIGURE 25. DIFFERENTIAL AMPLIFIER INPUT
Ω
TABLE 2. CLKDIV PIN SETTINGS
CLKDIV PIN
DIVIDE RATIO
AVSS
2
AVDD
1
TC4-1W
1nF
AVDD2
200O
CLKP
CLKN
1kO
1nF
Clock
Input
FIGURE 26. RECOMMENDED CLOCK DRIVE
Ω
SNR
20 log10
1
2
πf
INtJ
--------------------
=
(EQ. 1)
KAD2708L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B11-MW-F2 | CONVERTER MOD DC/DC 12V 100W |
| VE-264-IX-B1 | CONVERTER MOD DC/DC 48V 75W |
| VI-2ND-IU-F2 | CONVERTER MOD DC/DC 85V 200W |
| VI-2N3-MY | CONVERTER MOD DC/DC 24V 50W |
| VE-264-IW-F3 | CONVERTER MOD DC/DC 48V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KAD2708L-17Q68 | 功能描述:IC ADC 8BIT 170MSPS SGL 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| KAD2708L-21Q68 | 功能描述:IC ADC 8BIT 210MSPS SGL 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| KAD2708L-27Q68 | 功能描述:IC ADC 8BIT 275MSPS PAR 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| KAD2708L-35Q68 | 功能描述:IC ADC 8BIT 350MSPS SGL 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):10 采樣率（每秒）:357k 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:830µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:剪切帶 (CT) 輸入數(shù)目和類型:2 個(gè)單端，單極；2 個(gè)單端，雙極；1 個(gè)差分，單極；1 個(gè)差分，雙極 產(chǎn)品目錄頁(yè)面:1396 (CN2011-ZH PDF) 其它名稱:MAX1395ETB+TCT |
| KAD2710C | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit, 275/210/170/105MSPS A/D Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。