FLASH MEMORY
31
K9E2G08U0M
Preliminary
Restriction in addressing with Multi Plane Page Program
While any block in each plane may be addressable for Multi-Plane Page Program, the five least significant addresses(A9-A13) for
the selected pages at one operation must be the same. Figure 14 shows an example where 2nd page of each addressed block is
selected for four planes. However, any arbitrary sequence is allowed in addressing multiple planes as shown in Figure15.
80h
Plane 2
11h
80h
11h
80h
11h
80h
10h
Plane 0
Plane3
Plane 1
Plane 0
Plane 1
Plane 2
Plane 3
(2,048 Blocks)
Page 0
Page 1
Page 31
Page 30
Block 0
Page 0
Page 1
Page 31
Page 30
Block 1
Page 0
Page 1
Page 31
Page 30
Block 2
Page 0
Page 1
Page 31
Page 30
Block 3
Figure 16. Multi-Plane Page Program & Read Status Operation
80h
A0 ~ A7 & A9 ~ A27
I/O0~7
R/B
Address & Data Input
I/O
Pass
10h
71h
Fail
tPROG
Last Plane input
Multi-Plane Block Erase into Plane 0~3 or Plane 4~7
Basic concept of Multi-Plane Block Erase operation is identical to that of Multi-Plane Page Program. Up to four blocks, one from each
plane can be simultaneously erased. Standard Block Erase command sequences (Block Erase Setup command followed by three
address cycles) may be repeated up to four times for erasing up to four blocks. Only one block should be selected from each plane.
The Erase Confirm command initiates the actual erasing process. The completion is detected by analyzing R/B pin or Ready/Busy
status (I/O 6). Upon the erase completion, pass/fail status of each block is examined by reading extended pass/fail status(I/O 1
through I/O 4).
Figure 17. Four Block Erase Operation
60h
A0 ~ A7 & A9 ~ A27
I/OX
R/B
Address
60h
D0h
71h
I/O
Pass
Fail
tBERS
(3 Cycle)
Address
(3 Cycle)
Address
(3 Cycle)
Address
(3 Cycle)
Figure 14. Multi-Plane Program & Read Status Operation
Figure 15. Addressing Multiple Planes
528 bytes