- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374294 > K7N803645M (SAMSUNG SEMICONDUCTOR CO. LTD.) 256K X 36 & 512K X 18 PIPELINED N-T RAM - TM PDF資料下載
參數(shù)資料
| 型號(hào)： | K7N803645M |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256K X 36 & 512K X 18 PIPELINED N-T RAM - TM |
| 中文描述： | 256 × 36 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大?。?/td> | 282K |
| 代理商： | K7N803645M |
K7N803645M
K7N801845M
256Kx36 & 512Kx18 Pipelined N
t
RAM
TM
- 11 -
Rev 3.0
November 1999
AC TIMING CHARACTERISTICS
(V
DD
=2.5V
±
5%, T
A
=0 to 70
°
C)
Notes :
1. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and CS is sampled
low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.
3. A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by WE High with ADV Low,
Both cases must meet setup and hold times.
4. To avoid bus contention, At a given voltage and temperature t
LZC
is more than t
HZC.
The specs as shown do not imply bus contention because t
LZC
is a Min. parameter that is worst case at totally different test conditions
(0
°
C,2.625V) than t
HZC
, which is a Max. parameter(worst case at 70
°
C,2.375V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
PARAMETER
SYMBOL
-16
-15
-13
-10
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
Cycle Time
t
CYC
6.0
-
6.7
-
7.5
-
10.0
-
ns
Clock Access Time
t
CD
-
3.5
-
3.8
-
4.2
-
5.0
ns
Output Enable to Data Valid
t
OE
-
3.5
-
3.8
-
4.2
-
5.0
ns
Clock High to Output Low-Z
t
LZC
1.5
-
1.5
-
1.5
-
1.5
-
ns
Output Hold from Clock High
t
OH
1.5
-
1.5
-
1.5
-
1.5
-
ns
Output Enable Low to Output Low-Z
t
LZOE
0
-
0
-
0
-
0
-
ns
Output Enable High to Output High-Z
t
HZOE
-
2.7
-
3.0
-
3.5
-
3.5
ns
Clock High to Output High-Z
t
HZC
-
2.7
-
3.0
-
3.5
-
3.5
ns
Clock High Pulse Width
t
CH
2.2
-
2.5
-
3.0
-
3.0
-
ns
Clock Low Pulse Width
t
CL
2.2
-
2.5
-
3.0
-
3.0
-
ns
Address Setup to Clock High
t
AS
1.5
-
1.5
-
1.5
-
1.5
-
ns
CKE Setup to Clock High
t
CES
1.5
-
1.5
-
1.5
-
1.5
-
ns
Data Setup to Clock High
t
DS
1.5
-
1.5
-
1.5
-
1.5
-
ns
Write Setup to Clock High (WE, BW
X
)
t
WS
1.5
-
1.5
-
1.5
-
1.5
-
ns
Address Advance Setup to Clock High
t
ADVS
1.5
-
1.5
-
1.5
-
1.5
-
ns
Chip Select Setup to Clock High
t
CSS
1.5
-
1.5
-
1.5
-
1.5
-
ns
Address Hold from Clock High
t
AH
0.5
-
0.5
-
0.5
-
0.5
-
ns
CKE Hold from Clock High
t
CEH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Data Hold from Clock High
t
DH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Write Hold from Clock High (WE, BWE
X
)
t
WH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Address Advance Hold from Clock High
t
ADVH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Chip Select Hold from Clock High
t
CSH
0.5
-
0.5
-
0.5
-
0.5
-
ns
ZZ High to Power Down
t
PDS
2
-
2
-
2
-
2
-
cycle
ZZ Low to Power Up
t
PUS
2
-
2
-
2
-
2
-
cycle
Output Load(B),
(for t
LZC
, t
LZOE
, t
HZOE
& t
HZC
)
Dout
1538
5pF*
+2.5V
1667
Fig. 1
* Including Scope and Jig Capacitance
Output Load(A)
Dout
Zo=50
RL=50
VL=1.25V
30pF*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7N801845M | 256K X 36 & 512K X 18 PIPELINED N-T RAM - TM |
| K7P403622B-HC20 | 128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
| K7P403622B-HC25 | 128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
| K7P403622B | 128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
| K7P403622B-HC16 | 128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7N803649B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Pipelined NtRAM |
| K7N803649B-QC25 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18-Bit Pipelined NtRAMTM |
| K7-P | 制造商:MITSUMI 制造商全稱:Mitsumi Electronics, Corp. 功能描述:Adjustable Type Coils |
| K7P161866A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 AND 1Mx18 Synchronous Pipelined SRAM |
| K7P161866A-HC25 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 AND 1Mx18 Synchronous Pipelined SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。