參數(shù)資料
型號(hào): K7D803671B-HC37
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 256Kx36 & 512Kx18 SRAM
中文描述: 256Kx36
文件頁(yè)數(shù): 5/16頁(yè)
文件大?。?/td> 270K
代理商: K7D803671B-HC37
Rev 4.0
256Kx36 & 512Kx18 SRAM
- 5 -
January. 2002
K7D801871B
K7D803671B
4 Burst Operation for Interleaved Burst (LBO = V
DDQ
)
Interleaved Burst
NOTE
: - For Interleave Burst LBO = V
DDQ
is recommended. If LBO = V
DD
, it must not exceed 2.63V.
Case 1
Case 2
Case 3
Case 4
A
1
A
0
A
1
A
0
A
1
A
0
A
1
A
0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
0
1
1
1
0
1
0
1
1
0
0
0
1
0
1
1
1
0
0
1
0
1
0
TRUTH TABLE
NOTE
: - B(Both) is DIN in write cycle and DOUT in read cycle. Byte write function is not supported. X means "Don't Care".
- K & K are complementary.
K
G
B1
B2
B3
DQ
Operation
L
X
X
X
X
Hi-Z
Clock Stop
X
H
L
X
Hi-Z
No Operation, Pipeline High-Z
L
L
H
H
DOUT
Load Address, Single Read
L
L
H
L
DOUT
Load Address, Double Read
X
L
L
H
DIN
Load Address, Single Write
X
L
L
L
DIN
Load Address, Double Write
X
H
H
X
B
Increment Address, Continue
BURST SEQUENCE TABLE
4 Burst Operation for Linear Burst (LBO = V
SS
)
Linear Burst Mode
Case 1
Case 2
Case 3
Case 4
A
1
A
0
A
1
A
0
A
1
A
0
A
1
A
0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
1
1
0
1
0
1
0
1
1
0
0
0
1
0
1
1
0
0
1
1
0
1
0
相關(guān)PDF資料
PDF描述
K7I321882M 1Mx36 & 2Mx18 DDRII CIO b2 SRAM
K7I323682M 1Mx36 & 2Mx18 DDRII CIO b2 SRAM
K7J161882B 512Kx36 & 1Mx18 DDR II SIO b2 SRAM
K7J163682B 512Kx36 & 1Mx18 DDR II SIO b2 SRAM
K7J321882M 1Mx36 & 2Mx18 DDR II SIO b2 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7FU12 制造商:3M Electronic Products Division 功能描述:SPP3 TRAY KIT FOR 12 FUSION SPLICES
K7-H5 制造商:MITSUMI 制造商全稱:Mitsumi Electronics, Corp. 功能描述:Adjustable Type Coils
K7H803654C-FC16T00 制造商:Samsung Semiconductor 功能描述:8MB 8MSYNC DOUBLE DATA RATE X36 BGA - Tape and Reel
K7I161882B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 DDRII CIO b2 SRAM
K7I161882B-FC16 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM