- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224103 > K6R1004C1C (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). PDF資料下載
參數(shù)資料
| 型號： | K6R1004C1C |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| 中文描述： | 256Kx4位（與OE）的高速CMOS靜態(tài)RAM（5.0V操作）。 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 137K |
| 代理商： | K6R1004C1C |
PRELIMINARY
Revision 2.0
- 7 -
April 2000
CCPCCCRCELIMINARY
Preliminary
PRELIMINARY
K6R1004C1C-C/C-L, K6R1004C1C-I/C-P
CMOS SRAM
NOTES(WRITE CYCLE)
1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low ;
A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of
write.
3. tCW is measured from the later of CS going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase
of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10.When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be
applied.
TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)
Address
CS
tAW
tDW
tDH
Valid Data
WE
Data in
Data out
High-Z
High-Z(8)
tCW(3)
tWP(2)
tAS(4)
tWC
tWR(5)
High-Z
tLZ
tWHZ(6)
FUNCTIONAL DESCRIPTION
* X means Don
′t Care.
CS
WE
OE
Mode
I/O Pin
Supply Current
H
X
X*
Not Select
High-Z
ISB, ISB1
L
H
Output Disable
High-Z
ICC
L
H
L
Read
DOUT
ICC
L
X
Write
DIN
ICC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K6R1004C1C-I | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I10 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I12 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I15 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I20 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K6R1004C1C-C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-C10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-C12 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-C15 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-C20 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。