參數(shù)資料
型號(hào): ISL98003INZ-110
廠商: Intersil
文件頁數(shù): 16/31頁
文件大?。?/td> 0K
描述: IC AFE 3CH 8BIT 110MHZ 80EPTQFP
標(biāo)準(zhǔn)包裝: 119
位數(shù): 8
通道數(shù): 3
功率(瓦特): 1.1W
電壓 - 電源,模擬: 1.8V,3.3V
電壓 - 電源,數(shù)字: 1.65 V ~ 2 V
封裝/外殼: 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 80-TQFP-EP(12x12)
包裝: 托盤
23
FN6760.0
September 12, 2008
SOG
For component YPbPr signals, the sync signal is embedded
on the Y channel’s video, which is connected to the green
input, hence the name SOG (Sync on Green). The horizontal
sync information is encoded onto the video input by adding
the sync tip during the blanking interval. The sync tip level is
typically 0.3V below the video black level.
To minimize the loading on the green channel, the SOG input
for each of the green channels should be AC-coupled to the
ISL98003 through a series combination of a 10nF capacitor
and a 500
Ω resistor.
SOG Slicer (Figure 2)
The SOG input has programmable threshold, 40mV of
hysteresis, and an optional low pass filter than can be used
to remove high frequency video spikes (generated by
overzealous video peaking in a DVD player, for example)
that can cause false SOG triggers. The SOG threshold sets
the comparator threshold relative to the sync tip (the bottom
of the SOG pulse).
Inside the ISL98003, a 1A pull-down ensures that each sync
tip triggers the clamp circuit causing the tip to be clamped to a
600mV level. A comparator compares the SOG signal with an
internal 4-bit programmable threshold level reference ranging
from 0mV to 300mV above the sync clamp level. The SOG
threshold level, hysteresis, and low-pass filter is programmed
via registers 0x30and 0x31. If the Sync-On-Green function is
not needed, the SOGIN pin(s) may be left unconnected.
SYNC Processing
The ISL98003 can process sync signals from 3 different
sources: discrete HSYNC and VSYNC, composite sync on
the HSYNC input, or composite sync from a Sync-On-Green
(SOG) signal embedded on the Green video input. The
ISL98003 has SYNC activity detect functions to help the
firmware determine which sync source is available.
Macrovision
The ISL98003 automatically detects the presence of
Macrovision-encoded video. When Macrovision is detected,
it generates a mask signal that is ANDed with the incoming
SOG CSYNC signal to remove the Macrovision before the
HSYNC goes to the PLL. No additional programming is
required to support Macrovision.
The mask signal is also applied to the HSYNCOUT signal.
When Sync Mask Disable = 0, any Macrovision present on
the incoming sync will not be visible on HSYNCOUT. If the
application requires the Macrovision pulses to be visible on
HSYNCOUT, set the HSYNCOUT Mask Disable bit (register
0x7A bit 4).
Headswitching from Analog Videotape Signals
Occasionally this AFE may be used to digitize signals
coming from analog videotape sources. The most common
example of this is a Digital VCR (which for best signal quality
would be connected to this AFE with a component YPbPr
connection). If the digital VCR is playing an older analog
VHS tape, the sync signals from the VCR may contain the
worst of the traditional analog tape artifacts: headswitching.
Headswitching is traditionally the enemy of PLLs with large
capture ranges, because a headswitch can cause the
HSYNC period to change by as much as ±90%. To the PLL,
this can look like a frequency change of -50% to +900%,
causing errors in the output frequency (and obviously the
phase) to change. Subsequent HSYNCs have the correct,
original period, but most analog PLLs will take dozens of
lines to settle back to the correct frequency and phase after
a headswitch disturbance. This causes the top of the image
to “tear” during normal playback. In “trick modes” (fast
forward and rewind), the HSYNC signal has multiple
headswitch-like discontinuities, and many PLLs never settle
to the correct value before the next headswitch, rendering
the image completely unintelligible.
R(GB)IN0
CLAMP
GENERATION
R(GB)GND0
R(GB)IN1
R(GB)GND1
VGA0
VGA1
VIN+
VIN-
DC Restore
Clamp DAC
VCLAMP
8 bit ADC
Offset
DAC
Fixed
Offset
ABLC
Offset
Control
Registers
ABLC
Fixed
Offset
0x000
To
ABLC
Block
To Output
Formatter
10
8
10
Automatic Black Level
Compensation (ABLC ) Loop
DC Restoration
Input
Bandwidth
PGA
Bandwidth
Control
10
Vref
FIGURE 1. VIDEO FLOW (INCLUDING ABLC)
ISL98003
相關(guān)PDF資料
PDF描述
MAX975EUA+ IC COMPARATOR SNGL 3V/5V 8-UMAX
MAX907EPA+ IC COMPAR HS DUAL 8-DIP
MAX969ESE+ IC COMPARATOR R-R 16-SOIC
VE-JNM-MY-F3 CONVERTER MOD DC/DC 10V 50W
MAX969EEE+ IC COMPARTR QUAD PROG REF 16QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL98003INZ-EVALZ 功能描述:EVALUATION BOARD FOR ISL98003INZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ISL98012IUZ 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 1.8V INPUT PWM STP UPG 10LD RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT
ISL98012IUZ-T 功能描述:IC REG BOOST ADJ 0.6A 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:降壓(降壓) 輸出類型:兩者兼有 輸出數(shù):1 輸出電壓:5V,1 V ~ 10 V 輸入電壓:3.5 V ~ 28 V PWM 型:電流模式 頻率 - 開關(guān):220kHz ~ 1MHz 電流 - 輸出:600mA 同步整流器:無 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-SSOP(0.154",3.90mm 寬) 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:16-QSOP
ISL98012IUZ-TK 功能描述:IC REG BOOST ADJ 0.6A 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:EZBuck™ 類型:降壓(降壓) 輸出類型:可調(diào)式 輸出數(shù):1 輸出電壓:0.8 V ~ 22.1 V 輸入電壓:3 V ~ 26 V PWM 型:電流模式 頻率 - 開關(guān):1.5MHz 電流 - 輸出:1.8A 同步整流器:無 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 包裝:剪切帶 (CT) 供應(yīng)商設(shè)備封裝:8-DFN(2x2) 其它名稱:785-1276-1
ISL98602IRAAZ 功能描述:IC LCD SUPPLY 5CH 40QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器,DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR)