- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄40 > ISL9305IRTWLNCZ-T (Intersil)IC REG QD BUCK/LINEAR 16TQFN Datasheet資料下載
參數(shù)資料
| 型號： | ISL9305IRTWLNCZ-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 8/17頁 |
| 文件大?。?/td> | 771K |
| 描述： | IC REG QD BUCK/LINEAR 16TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Patient Monitoring and Diagnostic Equipment Solutions |
| 標(biāo)準(zhǔn)包裝： | 6,000 |
| 拓?fù)洌?/td> | 降壓（降壓）（2），線性（LDO）（2） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 4 |
| 頻率 - 開關(guān)： | 3MHz |
| 電壓/電流 - 輸出 1： | 0.8 V ~ 5.5 V，800mA |
| 電壓/電流 - 輸出 2： | 0.8 V ~ 5.5 V，800mA |
| 電壓/電流 - 輸出 3： | 0.9 V ~ 3.3 V，350mA |
| 帶 LED 驅(qū)動器： | 無 |
| 帶監(jiān)控器： | 無 |
| 帶序列發(fā)生器： | 無 |
| 電源電壓： | 1.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-WQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 16-TQFN-EP（4x4） |
| 包裝： | 帶卷 (TR) |
ISL9305
8
FN7605.1
August 15, 2011
Soft-Start
The soft-start reduces the in-rush current during the start-up stage.
The soft-start block limits the current rising speed so that the
output voltage rises in a controlled fashion.
Overcurrent Protection
The overcurrent protection for DCD1 and DCD2 is provided on
ISL9305 for when an overload condition occurs. When the current at
P-Channel MOSFET is sensed to reach the current limit, the
internal protection circuit is triggered to turn off the P-Channel
MOSFET immediately.
DCD Short-Circuit Protection
The ISL9305 provides Short-Circuit Protection for both DCD1 and
DCD2. The feedback voltage is monitored for output short-circuit
protection. When the output voltage is sensed to be lower than a
certain threshold, the internal circuit will change the PWM
oscillator frequency to a lower frequencies in order to protect the
IC from damage. The P-Channel MOSFET peak current limit
remains active during this state.
Undervoltage Lock-out (UVLO)
An undervoltage lock-out (UVLO) circuit is provided on ISL9305.
The UVLO circuit block can prevent abnormal operation in the
event that the supply voltage is too low to guarantee proper
operation. The UVLO on VINDCD1 is set for a typical 2.2V with
100mV hysteresis. VINLDO1 and VINLDO2 are set for a typical
1.4V with 50mV hysteresis. When the input voltage is sensed to
be lower than the UVLO threshold, the related channel is
disabled.
DCDPG (DCD Power-Good)
ISL9305 offers an open-drain Power-Good signal with
programmable delay time for monitoring the converters DCD1
and DCD2 output voltages status.
When both DCD1 and DCD2 are enabled and their output
voltages are within the power-good window, an internal
power-good signal is issued to turn off the open-drain MOSFET so
the DCDPG pin voltage can be externally pulled high after a
programmed delay time. If either DCD1 or DCD2 output voltages
or both of them are not within the power-good window, the
DCDPG outputs an open-drain logic low signal after the
programmed delay time.
When there is only one DCD converter (either DCD1 or DCD2) is
enabled, then the DCDPG only indicates the status of this active
DCD converter. For example, if only DCD1 converter is enabled
and DCD2 converter is disabled, when DCD1 output is within the
power-good window, internal power-good signal will be issued to
turn off the open-drain MOSFET so the DCDPG pin voltage is
externally pulled high after the programmed delay time. If output
voltage of DCD1 is outside the power-good window, the DCDPG
outputs an open-drain logic low signal after the programmed
delay time. It is similar when only DCD2 is enabled and DCD1 is
disabled. When both converters are disabled, DCDPG always
outputs the open-drain logic low signal.
Low Dropout Operation
Both DCD1 and DCD2 converters feature the low dropout
operation to maximize the battery life. When the input voltage
drops to a level that the converter can no longer operate under
switching regulation to maintain the output voltage, the
P-Channel MOSFET is completely turned on (100% duty cycle).
The dropout voltage under such a condition is the product of the
load current and the ON-resistance of the P-Channel MOSFET.
Minimum required input voltage V
IN
under such condition is the
sum of output voltage plus the voltage drop across the inductor
and the P-Channel MOSFET switch.
Active Output Voltage Discharge For
DCD1/DCD2
The ISL9305 offers a feature to actively discharge the output
voltage of DCD1 and DCD2 via an internal bleeding resistor
(typical 115&) when the channel is disabled. This feature is
enabled by default, thus outputs can be disabled individually
through programming the control bit in DCD_PARAMETER
register.
Thermal Shutdown
The ISL9305 provides built-in thermal protection function with
thermal shutdown threshold temperature set at +155癈 with
+25癈 hysteresis (typical). When the die temperature is sensed
to reach +155癈, the regulator is completely shut down and as
the temperature is sensed to drop to +130癈 (typical), the device
resumes normal operation starting from the soft-start.
Board Layout Recommendations
The ISL9305 is a high frequency switching charger and hence the
PCB layout is a very important design practice to ensure a
satisfactory performance.
The power loop is composed of the output inductor L, the output
capacitor C
OUT
, the SW pin and the PGND pin. It is important to
make the power loop as small as possible and the connecting
traces among them should be direct, short and wide; the same
practice should be applied to the connection of the VIN pin, the
input capacitor C
IN
and PGND.
The switching node of the converter, the SW pin, and the traces
connected to this node are very noisy, so keep the voltage
feedback trace and other noise sensitive traces away from these
noisy traces.
The input capacitor should be placed as close as possible to the
VIN pin. The ground of the input and output capacitors should be
connected as close as possible as well. In addition, a solid ground
plane is helpful for a good EMI performance.
The ISL9305 employs a thermal enhanced TQFN package with
an exposed pad. The exposed pad should be properly soldered on
thermal pad of the board in order to remove heat from the IC. The
thermal pad should be big enough for 9 vias as shown in
Figure 4.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL9307IRTWCWNZ-T | IC REG QD BCK/LINEAR SYNC 16TQFN |
| IXCP10M90S | IC CURRENT REGULATOR TO220AB |
| IXCY10M45S | IC CURRENT REGULATOR DPAK |
| IXCY60M35 | IC CURRENT REGULATOR DPAK |
| IXI848S1 | IC CURRENT MONITOR 0.7% 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL9307IRTAAJBZ-T | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 DL DC/DC & DLLDO ADJ /1 8/1 2/3 TQFN L16 RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| ISL9307IRTAAJBZ-T7A | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| ISL9307IRTAAJFZ-T | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 DL DC/DC & DLLDO ADJ /1 8/1 2/3 TQFN L16 RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| ISL9307IRTAAJFZ-T7A | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| ISL9307IRTAAJGZ-T | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 DL DC/DC & DLLDO ADJ /1 8/1 2/3 TQFN L16 RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。