- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄353714 > ISL6537ACRZ-T (INTERSIL CORP) ACPI Regulator/Controller for Dual Channel DDR Memory Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6537ACRZ-T |
| 廠商： | INTERSIL CORP |
| 元件分類(lèi)： | 穩(wěn)壓器 |
| 英文描述： | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| 中文描述： | 3.3 A DUAL SWITCHING CONTROLLER, 280 kHz SWITCHING FREQ-MAX, PQCC28 |
| 封裝： | 6 X 6 MM, ROHS COMPLIANT, PLASTIC, MO-220VJJC, QFN-28 |
| 文件頁(yè)數(shù)： | 12/15頁(yè) |
| 文件大?。?/td> | 488K |
| 代理商： | ISL6537ACRZ-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
6
FN9143.3
LGATE (Pin 28)
Connect this pin to the lower MOSFET’s gate. This pin
provides the PWM-controlled gate drive for the lower
MOSFET. This pin is also monitored by the adaptive shoot-
through protection circuitry to determine when the lower
MOSFET has turned off. Do not insert any circuitry between
this pin and the gate of the lower MOSFET, as it may
interfere with the internal adaptive shoot-through protection
circuitry and render it ineffective.
FB (Pin 15) and COMP (Pin 16)
The VDDQ switching regulator employs a single voltage
control loop. FB is the negative input to the voltage loop error
amplifier. The VDDQ output voltage is set by an external
resistor divider connected to FB. With a properly selected
divider, VDDQ can be set to any voltage between the power
rail (reduced by converter losses) and the 0.8V reference.
Loop compensation is achieved by connecting an AC
network across COMP and FB.
The FB pin is also monitored for under and overvoltage
events.
PHASE (Pin 24)
Connect this pin to the upper MOSFET’s source. This pin is
used to monitor the voltage drop across the upper MOSFET
for overcurrent protection.
OCSET (Pin 22)
Connect a resistor (ROCSET) from this pin to the drain of the
upper MOSFET. ROCSET, an internal 20A current source
(IOCSET), and the upper MOSFET on-resistance (rDS(ON))
set the converter overcurrent (OC) trip point according to the
following equation:
An overcurrent trip cycles the soft-start function.
VDDQ (Pins 7, 8)
The VDDQ pins should be connected externally together to
the regulated VDDQ output. During S0/S1 states, the VDDQ
pins serve as inputs to the VTT regulator and to the VTT
Reference precision divider.
DDR_VTT (Pins 5, 6)
The DDR_VTT pins should be connected externally
together. During S0/S1 states, the DDR_VTT pins serve as
the outputs of the VTT linear regulator. During S3 state, the
VTT regulator is disabled.
DDR_VTTSNS (Pin 9)
VTTSNS is used as the feedback for control of the VTT linear
regulator. Connect this pin to the VTT output at the physical
point of desired regulation.
VREF_OUT (Pin 13)
VREF_OUT is a buffered version of VTT and also acts as the
reference voltage for the VTT linear regulator. It is
recommended that a minimum capacitance of 0.1
F is
connected between VDDQ and VREF_OUT and also
between VREF_OUT and ground for proper operation.
VREF_IN (Pin 14)
A capacitor, CSS, connected between VREF_IN and ground
is required. This capacitor and the parallel combination of
the Upper and Lower Divider Impedance (RU||RL), sets the
time constant for the start up ramp when transitioning from
S3/S4/S5 to S0/S1/S2.
The minimum value for CSS can be found through the
following equation:
The calculated capacitance, CSS, will charge the output
capacitor bank on the VTT rail in a controlled manner without
reaching the current limit of the VTT LDO.
BOOT (Pin 25)
This pin provides ground referenced bias voltage to the
upper MOSFET driver. A bootstrap circuit is used to create a
voltage suitable to drive a logic-level N-channel MOSFET.
PWM4 (Pin 19)
This pin provides the PWM output for the GMCH core
switching regulator. Connect this pin to the PWM input of an
Intersil MOSFET driver.
FB4 (Pin 19) and COMP4 (Pin 17)
The GMCH core switching regulator employs a single
voltage control loop. FB4 is the negative input to the voltage
loop error amplifier. The GMCH core output voltage is set by
an external resistor divider connected to FB4. With a
properly selected divider, VGMCH can be set to any voltage
between the power rail (reduced by converter losses) and
the 0.8V reference. Loop compensation is achieved by
connecting an AC network across COMP4 and FB4.
The FB4 pin is also monitored for undervoltage events.
FB2 (Pin 18)
Connect the output of the VTT_GMCH/CPU linear regulator to
this pin through a properly sized resistor divider. The voltage
at this pin is regulated to 0.8V. This pin is monitored for
undervoltage events.
DRIVE2 (Pin 10)
This pin provides the gate voltage for the VTT_GMCH/CPU
linear regulator pass transistor. Connect this pin to the gate
terminal of an external N-Channel MOSFET transistor.
IPEAK
IOCSETxROCSET
rDS ON
()
-------------------------------------------------
=
C
SS
C
VTTOUT VDDQ
10 2A R
U
R
L
||
------------------------------------------------
>
ISL6537A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL4260EIR-T | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| ISL4270EIR-T | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| ISL6410IUZ-T | Single Synchronous Buck Regulators with Integrated FET |
| ISL6410IR | Single Synchronous Buck Regulators with Integrated FET |
| ISL6412IRZ | Triple Output, Low-Noise LDO Regulator with Integrated Reset Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6537ACRZ-TR5160 | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6537CR | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6537CR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6537CRZ | 功能描述:IC REG/CTLR ACPI DUAL DDR 28QFN RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 應(yīng)用:熱電冷卻器 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.173"，4.40mm 寬）裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-TSSOP 裸露焊盤(pán) 包裝:管件 產(chǎn)品目錄頁(yè)面:1410 (CN2011-ZH PDF) |
| ISL6537CRZA-TR5160 | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。