- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄40 > ISL6413IRZ-TK (Intersil)IC REG TRPL BCK/LINEAR 24-QFN Datasheet資料下載
參數(shù)資料
| 型號： | ISL6413IRZ-TK |
| 廠商： | Intersil |
| 文件頁數(shù)： | 8/12頁 |
| 文件大小： | 325K |
| 描述： | IC REG TRPL BCK/LINEAR 24-QFN |
| 標準包裝： | 1,000 |
| 拓撲： | 降壓（降壓）同步（1），線性（LDO）（2） |
| 功能： | 任何功能 |
| 輸出數(shù)： | 3 |
| 頻率 - 開關： | 750kHz |
| 電壓/電流 - 輸出 1： | 1.8V，400mA |
| 電壓/電流 - 輸出 2： | 2.84V，300mA |
| 電壓/電流 - 輸出 3： | 2.85V，200mA |
| 帶 LED 驅(qū)動器： | 無 |
| 帶監(jiān)控器： | 無 |
| 帶序列發(fā)生器： | 無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 24-QFN（4x4） |
| 包裝： | 帶卷 (TR) |
8
Pin Descriptions
PVCC - Positive supply for the power (internal FET) stage of
the PWM section.
SGND - Analog ground for the PWM. All internal control
circuits are referenced to this pin.
EN _PWM- The PWM controller is enabled when this pin is
HIGH, and held off when the pin is pulled LOW. It is a CMOS
logic-level input (referenced to V
IN
).
V
IN
_LDO - This is the input voltage pin for LDO1 and LDO2.
EN_LDO - LDO1 and LDO2 are enabled when this pin is
HIGH, and held off when the pin is pulled LOW. It is a CMOS
logic-level input (referenced to V
IN
).
CT - Timing capacitor connection to set the 25ms minimum
pulse width for the RESET/RESET
signal.
RESET, RESET
- These complementary pins are the
outputs of the reset supervisory circuit, which monitors V
IN
.
The IC asserts these RESET and RESET
signals whenever
the supply voltage drops below a preset threshold; keeping
them asserted for at least 25ms after V
CC
(V
IN
) has risen
above the reset threshold. These outputs are push-pull.
RESET
is LOW when re-setting the microprocessor. The
device will continue to operate until V
IN
drops below the
UVLO threshold.
PG_LDO - This is a high impedance open drain output that
provides the status of both LDOs. When either of the outputs
are out of regulation, PG_LDO goes LOW.
CC1 - This is the compensation capacitor connection for
LDO1. Connect a 0.033礔 capacitor from CC1 to
GND_LDO.
CC2 - This is the compensation capacitor connection for
LDO2. Connect a 0.033礔 capacitor from CC2 to
GND_LDO.
V
OUT2
- This pin is the output of LDO2. Bypass with a 2.2礔,
low ESR capacitor to GND_LDO for stable operation.
GND_LDO - Ground pin for LDO1 and LDO2.
V
OUT1
- This pin is the output of LDO1. Bypass with a 2.2礔,
low ESR capacitor to GND_LDO for stable operation.
PGND - Power ground for the PWM controller stage.
V
OUT
- This I/O pin senses the output voltage of the PWM
converter stage. For fixed 1.8V operation, connect this pin
directly to the output voltage.
PG_PWM - This pin is an active pull-up/pull-down able to
source/sink 1mA (min.) at 0.4V from V
IN
/SGND. This output
is HIGH when V
OUT
is within ?% (typ.).
PG_PWM
- This pin provides an inverted PG_PWM output.
LX - The LX pin is the switching node of synchronous buck
converter, connected internally at the junction point of the
upper MOSFET source and lower MOSFET drain. Connect
this pin to the output inductor.
V
IN
- This pin is the power supply for the PWM controller
stage and must be closely decoupled to ground.
SYNC - This is the external clock synchronization input. The
device can be synchronized to 500kHz to 1MHz switching
frequency.
GND - Tie this pin to the ground plane with a low impedance,
shortest possible path.
Functional Description
The ISL6413 is a 3-in-1 multi-output regulator designed for
wireless chipset power applications. The device integrates a
single synchronous buck regulator with dual LDOs. It
supplies three fixed output voltages 1.8V, 2.84V and 2.84V.
The 1.8V is generated using a synchronous buck regulator
with greater then 92% efficiency. Both 2.84V supplies are
generated from ultra low noise LDO Regulators. Under
voltage lock-out (UVLO) prevents the converter from turning
on when the input voltage is less then typically 2.6V
Additional blocks include an output over-current protections,
thermal sensor, PGOOD detectors, RESET function and
shutdown logic.
Synchronous Buck Regulator
The Synchronous buck regulator with integrated N- and
P-channel power MOSFET provides pre-set 1.8V for
BBP/MAC core supply. Synchronous rectification with
internal MOSFETs is used to achieve higher efficiency and
reduced number of external components. Operating
frequency is typically 750kHz allowing the use of smaller
inductor and capacitor values. The device can be
synchronized to an external clock signal in the range of
500kHz to 1MHz. The PG_PWM output indicates loss of
regulation on PWM output.
The PWM architecture uses a peak current mode control
scheme with internal slope compensation. At the beginning
of each clock cycle, the high side P-channel MOSFET is
turned on. The current in the inductor ramps up and is
sensed via an internal circuit. The error amplifier sets the
threshold for the PWM comparator. The high side switch is
turned off when the sensed inductor current reaches this
threshold. After a minimum dead time preventing shoot
through current, the low side N-channel MOSFET will be
turned on and the current ramps down again. As the clock
cycle is completed, the low side switch will be turned off and
the next clock cycle starts.
The control loop is internally compensated reducing the
amount of external components. The PWM section includes
an anti-ringing switch to reduce noise at light loads.
The switch current is internally sensed and the minimum
current limit is 600mA.
ISL6413
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6432CB-T | IC REG QD BCK/LINEAR 16-SOIC |
| ISL6521CBZS2698 | IC REG QD BCK/LINEAR 16-SOIC |
| ISL6528CBZ-TS2698 | IC REG DL BCK/LINEAR SYNC 8-SOIC |
| ISL6529CBZ | IC REG DL BCK/LINEAR SYNC 14SOIC |
| ISL6534CVZ-TR5229 | IC REG 3OUT BCK/LINEAR 24EPTSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6414EVAL1 | 功能描述:EVAL BOARD 1 FOR ISL6414 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 線性穩(wěn)壓器 (LDO) 系列:* 產(chǎn)品變化通告:1Q2012 Discontinuation 30/Mar/2012 設計資源:NCP590MNDPTAGEVB Gerber Files 標準包裝:1 系列:- 每 IC 通道數(shù):2 - 雙 輸出電壓:1.8V，2.8V 電流 - 輸出:300mA 輸入電壓:2.1 ~ 5.5 V 穩(wěn)壓器類型:正，固定式 工作溫度:-40°C ~ 85°C 板類型:完全填充 已供物品:板 已用 IC / 零件:NCP590MNDP 其它名稱:NCP590MNDPTAGEVB-NDNCP590MNDPTAGEVBOS |
| ISL6414IR | 制造商:Rochester Electronics LLC 功能描述:TRIPLE OUTPUT LOW DROPOUT LINEAR REG. WITH FAULT PIN MODIFIC - Bulk 制造商:Intersil Corporation 功能描述: |
| ISL6414IRZ | 功能描述:低壓差穩(wěn)壓器 - LDO VER OF ISL6414IR RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| ISL6414IRZ-TK | 功能描述:低壓差穩(wěn)壓器 - LDO VER OF ISL6414IR-TK RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| ISL6415I WAF | 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。