- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄40 > ISL6174IRZ (Intersil)IC CIRC BREAKER DUAL LV 28-QFN Datasheet資料下載
參數(shù)資料
| 型號(hào)： | ISL6174IRZ |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大?。?/td> | 346K |
| 描述： | IC CIRC BREAKER DUAL LV 28-QFN |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開(kāi)關(guān)： | 無(wú) |
| 電源電壓： | 2.25 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 28-QFN 裸露焊盤（5x5） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
10
FN6830.0
December 19, 2008
Bias and Charge Pump Voltages:
The BIAS pin feeds the chip bias voltage directly to the first
of the two internal charge pumps, which are cascaded. The
output of the first charge pump, in addition to feeding the
second charge pump, is accessible on the CPVDD pin. The
voltage on the CPVDD pin is approximately 5V. It also
provides power to the POR and band-gap circuitry as shown
in the block diagram. A capacitor connected externally
across CPQ+ and CPQ- pins of the IC is the flying cap for
the charge-pump.
The second charge-pump is used exclusively to drive the
gates of the MOSFETs during soft start through the 24礎(chǔ)
current sources, one for each channel. The output of this
charge pump is approximately 10V as shown in the Block
Diagram on page 2.
Typical Hot-plug Power Up Sequence
1. When power is applied to the IC on the BIAS pin, the first
charge pump immediately powers up.
2. If the BIAS voltage is 2.1V or higher, the IC comes out of
POR. Both SS and TCB caps remain discharged and the
gate (GT) voltage remains low.
3. ENx
pin, when pulled below its specified threshold,
enables the respective channel.
4. SSx cap begins to charge up through the internal 10礎(chǔ)
current source, the gate (GT) voltage begins to rise and
the corresponding output voltage begins to rise at the
same rate as the SS cap voltage. This is tightly controlled
by the soft-start amplifier shown in the block diagram.
5. SS cap begins to charge but the corresponding TCBx cap
is held discharged.
6. Fault (FLT
) remains deasserted (stays high) and the
output voltage continues to rise.
7. If the load current on the output exceeds the set current
limit for greater than the circuit breaker delay, FLT
gets
asserted and the channel shutdown occurs.
8. If the voltage on UV pin exceeds 633mV threshold as a
result of rising Vo, the Power Good (PG
) output goes
active.
9. At the end of the SS interval, the SS cap voltage reaches
CPVDD and remains charged as long as EN
remains
asserted or there is no other fault condition present that
would attempt to pull down the gate.
Applications Information
Selection of External Components
The typical application circuit of Figure 2 has been used for
this section, which provides guidelines to select the external
component values.
MOSFET (Q1)
This component should be selected on the basis of its
r
DS(ON)
specification at the expected Vgs (gate to source
voltage) and the effective input gate capacitance (Ciss). One
needs to ensure that the combined voltage drop across the
Rsense and r
DS(ON)
at the desired maximum current
(including transients) will still keep the output voltage above
the minimum required level.
Ciss of the MOSFET influences the overcurrent response
time. It is recommended that a MOSFET with Ciss of less
than 10nF be chosen. Ciss will also have an impact on the
SS cap value selection as seen later.
Current Sense Resistor (R
SNS
)
The voltage drop across this resistor, which represents the
load current (Io), is compared against the set threshold of
the Circuit Breaker comparator. The value of this resistor is
determined by how much combined voltage drop is tolerable
between the source and the load. It is recommended that at
least 20mV drop be allowed across this resistor at max load
current. This resistor is expected to carry maximum full load
current indefinitely. Hence, the power rating of this resistor
must be greater than I
O(MAX)
2
*R
SNS
.
This resistor is typically a low value resistor and hence the
voltage signal appearing across it is also small. In order to
maintain high current sense accuracy, current sense trace
routing is critical. It is recommended that either a four wire
resistor or the routing method as shown in Figure 17 be
used.
Q
Rsns
R
SET
-
+
I
o
I
SET
V
IN
V
O
+
-
+
-
ISL6174
25?/SPAN>
WOC
COMPARATOR
GATE
PULLDOWN
CURRENT
FIGURE 16. OC / WOC OPERATION
-
+
3k
OC COMPARATOR
ISL6174
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL61861DCBZ | IC USB PWR CTRLR 3A 8SOIC |
| ISL6402IR | IC REG TRPL BCK/LINEAR 28-QFN |
| ISL6413IRZ-TK | IC REG TRPL BCK/LINEAR 24-QFN |
| ISL6432CB-T | IC REG QD BCK/LINEAR 16-SOIC |
| ISL6521CBZS2698 | IC REG QD BCK/LINEAR 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6174IRZ-T | 功能描述:IC CIRC BREAKER DUAL LV 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開(kāi)關(guān) 應(yīng)用:通用 內(nèi)部開(kāi)關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| ISL617XEVAL1Z | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Low Voltage Circuit Breaker |
| ISL6185 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual USB Port Power Supply Controller |
| ISL6185_11 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual USB Port Power Supply Controller 2.5V to 5V Operating Range |
| ISL61851ACBZ | 功能描述:熱插拔功率分布 DL USB HOTSWAP W/INT FET-EN HI 8LD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。