13 FN8273.1 September 5, 2013 Analog Inputs Some members of the ISL26320, " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ISL26320FBZ-T7A
寤犲晢锛� Intersil
鏂囦欢闋佹暩(sh霉)锛� 5/23闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC ADC 12BIT SPI/SRL 250K 8SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 250
浣嶆暩(sh霉)锛� 12
閲囨ǎ鐜囷紙姣忕锛夛細 250k
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶锛孲PI?
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 1
鍔熺巼鑰楁暎锛堟渶澶э級锛� 80mW
闆诲闆绘簮锛� 鍠浕婧�
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 8-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-SOIC
鍖呰锛� 甯跺嵎 (TR)
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 1 鍊嬪樊鍒�锛屽柈妤�
ISL26320, ISL26321, ISL26322, ISL26323, ISL26324, ISL26325, ISL26329
13
FN8273.1
September 5, 2013
Analog Inputs
Some members of the ISL26320, ISL26321, ISL26322,
ISL26323, ISL26324, ISL26325 and ISL26329 family feature a
fully differential input with a nominal full-scale range equal to
twice the applied VREF voltage. Those devices with differential
inputs have a nominal full scale range equal to twice the applied
VREF voltage. Each input swings VREF volts (peak-to-peak), 180掳
out of phase from one another for a total differential input of
2*VREF (refer to Figures 23 and 24).
Differential signaling offers several benefits over a single-ended
input, such as:
Doubling of the full-scale input range (and therefore the
dynamic range)
Improved even order harmonic distortion
Better noise immunity due to common mode rejection
Figure 24 shows the relationship between the reference voltage
and the full-scale differential input range for two different values
of VREF. Note that the common-mode input voltage must be
maintained within 卤200mV of VREF/2 for differential inputs.
Those devices with singled-ended inputs have a ground-referenced
peak-to-peak input voltage span equal to the reference voltage.
FIGURE 21. IDEAL TRANSFER CHARACTERISTICS, DIFFERENTIAL INPUT
FIGURE 22. IDEAL TRANSFER CHARACTERISTICS, SINGLE-ENDED INPUT
1LSB = 2VREF/4096
100...000
100...001
100...010
111...111
000...000
000...001
011...110
011...111
AD
C
O
DE
ANALOG INPUT
AIN+ 鈥� (AIN鈥�)
鈥揤
REF
+ LSB
+VREF
鈥� 1LSB
0V
+VREF
鈥� 1LSB
1LSB = VREF/4096
000...000
000...001
000...010
011...111
100...000
100...001
111...110
111...111
AD
C
O
DE
ANALOG INPUT
0 = + LSB
FS = +VREF-1LSB
FIGURE 23. DIFFERENTIAL INPUT SIGNALING
ISL2631X/32X
VCM
VREF (P-P)
AIN+
AIN-
FIGURE 24. RELATIONSHIP BETWEEN VREF AND FULL-SCALE
RANGE FOR DIFFERENTIAL INPUTS
3.0
5.0
2.0
1.0
4.0
AIN+
AIN鈥�
2.5Vp-p
VREF = 2.5V
3.0
5.0
2.0
1.0
4.0
AIN+
AIN鈥�
VCM
5Vp-p
VREF = 5V
t
V
t
V
ALLOWABLE VCM RANGE
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
IDT72V3622L10PF IC BIFIFO 256X36X2 10NS 120-TQFP
MS3102A36-1S CONN RCPT 22POS BOX MNT W/SCKT
MS27466T11F4P CONN RCPT 4POS WALL MT W/PINS
IDT72V3623L10PFG IC FIFO 256X36 SYNC 10NS 128TQFP
ISL26323FBZ IC ADC 12BIT SPI/SRL 250K 8SOIC
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ISL26321 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:12-bit, 250kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels
ISL26321FBZ 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:ISL26321FBZ 12-BIT, 250KSPS, SINGLE CH/ENDED DIFFERENTIAL SA - Rail/Tube 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 250K 8-SOIC
ISL26321FBZ-T 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:ISL26321FBZ 12-BIT, 250KSPS, SINGLE CH/ENDED DIFFERENTIAL SA - Tape and Reel 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 250K 8-SOIC
ISL26321FBZ-T7A 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:ISL26321FBZ 12-BIT, 250KSPS, SINGLE CH/ENDED DIFFERENTIAL SA - Tape and Reel 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 250K 8SOIC 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:ISL26321 Series 2.7 - 5.25 V 12 Bit 250 kSPS Single Channel ADC - SOIC-8
ISL26322 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:12-bit, 250kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳