參數(shù)資料
型號： ISL12028IBZ-T
廠商： Intersil
文件頁數(shù)： 11/29頁
文件大?。?/td> 0K
描述： IC RTC EEPROM LP 14-SOIC
產(chǎn)品培訓模塊： Solutions for Industrial Control Applications
標準包裝： 1
類型： 時鐘/日歷
特點： 警報器，閏年，監(jiān)控器，監(jiān)視計時器
時間格式： HH:MM:SS（12/24 小時）
數(shù)據(jù)格式： YY-MM-DD-dd
接口： I²C，2 線串口
電源電壓： 2.7 V ~ 5.5 V
電壓 - 電源，電池： 1.8 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 14-SOIC（0.154"，3.90mm 寬）
供應商設備封裝： 14-SOICN
包裝： 剪切帶 (CT)
其它名稱： ISL12028IBZ-TCT
19
FN8233.9
November 30, 2010
Following the Slave Byte is a two byte word address. The
word address is either supplied by the master device or
obtained from an internal counter. On power-up the internal
address counter is set to address 0h, so a current address
read of the EEPROM array starts at address 0. When
required, as part of a random read, the master must supply
the 2 Word Address Bytes as shown in Figure 19.
In a random read operation, the slave byte in the “dummy
write” portion must match the slave byte in the “read”
section. That is if the random read is from the array the slave
byte must be 1010111x in both instances. Similarly, for a
random read of the Clock/Control Registers, the slave byte
must be 1101111x in both places.
Write Operations
BYTE WRITE
For a write operation, the device requires the Slave Address
Byte and the Word Address Bytes. This gives the master
access to any one of the words in the array or CCR. (Note:
Prior to writing to the CCR, the master must write a 02h, then
06h to the status register in two preceding operations to
enable the write operation. See “Writing to the Clock/Control
Registers” on page 14). Upon receipt of each address byte,
the ISL12028 responds with an acknowledge. After receiving
both address bytes the ISL12028 awaits the 8 bits of data.
After receiving the 8 data bits, the ISL12028 again responds
with an acknowledge. The master then terminates the
transfer by generating a stop condition. The ISL12028 then
begins an internal write cycle of the data to the non-volatile
memory. During the internal write cycle, the device inputs
are disabled, so the device will not respond to any requests
from the master. The SDA output is at high impedance. See
Figure 20.
A write to a protected block of memory is ignored, but will still
receive an acknowledge. At the end of the write command,
the ISL12028 will not initiate an internal write cycle, and will
continue to ACK commands.
Byte writes to all of the non-volatile registers are allowed,
except the DWAn registers which require multiple byte writes
or page writes to trigger non-volatile writes. See “Device
Operation” on page 14 for more information.
PAGE WRITE
The ISL12028 has a page write operation. It is initiated in the
same manner as the byte write operation; but instead of
terminating the write cycle after the first data byte is
transferred, the master can transmit up to 15 more bytes to
the memory array and up to 7 more bytes to the clock/control
registers. The RTC registers require a page write (8 bytes),
individual register writes are not allowed. (Note: Prior to
writing to the CCR, the master must write a 02h, then 06h to
the status register in two preceding operations to enable the
After the receipt of each byte, the ISL12028 responds with
an acknowledge, and the address is internally incremented
by one. The address pointer remains at the last address byte
written. When the counter reaches the end of the page, it
“rolls over” and goes back to the first address on the same
page. This means that the master can write 16 bytes to a
memory array page or 8 bytes to a CCR section starting at
any location on that page. For example, if the master begins
writing at location 10 of the memory and loads 15 bytes, then
the first 6 bytes are written to addresses 10 through 15, and
the last 6 bytes are written to columns 0 through 5.
SLAVE ADDRESS BYTE
BYTE 0
D7
D6
D5
D2
D4
D3
D1
D0
A0
A7
A2
A4
A3
A1
DATA BYTE
BYTE 3
A6
A5
00
0
A8
0
1
0
1
0
1
0
1
R/W
1
DEVICE IDENTIFIER
Array
CCR
0
WORD ADDRESS 1
BYTE 1
WORD ADDRESS 0
BYTE 2
FIGURE 19. SLAVE ADDRESS, WORD ADDRESS, AND DATA BYTES (64 BYTE PAGES)
ISL12028, ISL12028A
相關PDF資料
PDF描述
VI-2NP-MW CONVERTER MOD DC/DC 13.8V 100W
AD5112BCPZ5-500R7 IC DGTL POT 64POS 5K 8LFCSP
ISL12029IB27Z-T IC RTC EEPROM LP 2.63V 14-SOIC
VI-2NN-MX-B1 CONVERTER MOD DC/DC 18.5V 75W
VI-2NN-MW CONVERTER MOD DC/DC 18.5V 100W
相關代理商/技術參數(shù)
參數(shù)描述
ISL12028IV27AZ 功能描述:實時時鐘 REAL TIME CLKRTC W/ EPROM 2 92VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12028IV27AZ-T 功能描述:實時時鐘 REAL TIME CLKRTC W/ EPROM 2 92VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12028IV27Z 功能描述:實時時鐘 REAL TIME CLKRTC W/ EPROM 2 7VSET 14 L RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12028IV27Z-T 功能描述:實時時鐘 REAL TIME CLKRTC W/ EPROM 2 7VSET 14 L RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12028IV30AZ 功能描述:實時時鐘 REAL TIME CLKRTC W/ EPROM 3 09VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*