- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄296251 > IS62UP25616LL-55BI (INTEGRATED SILICON SOLUTION INC) 256K X 16 STANDARD SRAM, 55 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號(hào)： | IS62UP25616LL-55BI |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 256K X 16 STANDARD SRAM, 55 ns, PBGA48 |
| 封裝： | MINI, BGA-48 |
| 文件頁(yè)數(shù)： | 12/13頁(yè) |
| 文件大?。?/td> | 83K |
| 代理商： | IS62UP25616LL-55BI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)
IS62Ux25616 SERIES
8
Integrated Silicon Solution, Inc. — 1-800-379-4774
TARGET SPECIFICATION SR070-0T
05/01/99
ISSI
TARGET SPECIFICATION
WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)
-55
-70
-100
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
tWC
Write Cycle Time
55
—
70
—
100
—
ns
tSCE
CE to Write End
45
—
60
—
80
—
ns
tAW
Address Setup Time to Write End
45
—
60
—
80
—
ns
tHA
Address Hold from Write End
0
—
0
—
0
—
ns
tSA
Address Setup Time
0
—
0
—
0
—
ns
tPWB
LB, UB Valid to End of Write
45
—
60
—
80
—
ns
tPWE1
WE Pulse Width
45
—
60
—
80
—
ns
tPWE2
WE Pulse Width
45
—
60
—
80
—
ns
tSD
Data Setup to Write End
25
—
30
—
40
—
ns
tHD
Data Hold from Write End
0
—
0
—
0
—
ns
tHZWE(3)
WE LOW to High-Z Output
—
30
—
30
—
40
ns
tLZWE(3)
WE HIGH to Low-Z Output
5
—
5
—
5
—
ns
Notes:
1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0.4V to
2.2V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of
CE LOW and UB or LB, and WE LOW. All signals must be in valid states
to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to
the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 1. Transition is measured
±200 mV from steady-state voltage. Not 100% tested.
t RC
t OHA
t AA
t DOE
t LZOE
t ACE
t LZCE
t HZOE
HIGH-Z
DATA VALID
t HZB
ADDRESS
OE
CE
LB, UB
DOUT
t HZCE
t BA
t LZB
AC WAVEFORMS
READ CYCLE NO. 2(1,3)
Notes:
1.
WE is HIGH for a Read Cycle.
2. The device is continuously selected.
OE, CE, UB, or LB = VIL.
3. Address is valid prior to or coincident with
CE LOW transition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS66WVD409616ALL-7010BLI | 4M X 16 PSEUDO STATIC RAM, 70 ns, PBGA54 |
| IS80C32-20PL | 8-BIT MICROCONTROLLER |
| IS80C32-20PQ | 8-BIT MICROCONTROLLER |
| IS80C32-20W | 8-BIT MICROCONTROLLER |
| IS80C32-24PL | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS62VV25616L | 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, 1.8V ULTRA LOW POWER CMOS STATIC RAM |
| IS62VV25616LL-70M | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x16 SRAM |
| IS62VV25616LL-70MI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x16 SRAM |
| IS62VV25616LL-70T | 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, 1.8V ULTRA LOW POWER CMOS STATIC RAM |
| IS62VV25616LL-70TI | 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, 1.8V ULTRA LOW POWER CMOS STATIC RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。