- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377568 > IS61SP6436 (Integrated Silicon Solution, Inc.) 64K x 36 Synchronous Pipelined SRAM(64K x 36 同步流水線靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | IS61SP6436 |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 64K x 36 Synchronous Pipelined SRAM(64K x 36 同步流水線靜態(tài)RAM) |
| 中文描述： | 64K的同步流水線× 36的SRAM（64K的× 36同步流水線靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 222K |
| 代理商： | IS61SP6436 |
ISSI
IS61SP6436
IS61SP6436
64K x 36 SYNCHRONOUS
PIPELINED STATIC RAM
Integrated Silicon Solution, Inc.
SR029-1C
08/11/99
1
This document contains PRELIMINARY data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product.
We assume no responsibility for any errors which may appear in this publication. Copyright 1997, Integrated Silicon Solution, Inc.
FEATURES
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Pentium or linear burst sequence control
using MODE input
Three chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
Power-down control by ZZ input
JEDEC 100-Pin TQFP and PQFP package
Single +3.3V power supply
Two Clock enables and one Clock disable to
eliminate multiple bank bus contention.
Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
These control pins can be connected to GND
Q
or V
CCQ
to alter their power-up state
ISSI
DESCRIPTION
The
ISSI
IS61SP6436 is a high-speed, low-power synchro-
nous static RAM designed to provide a burstable, high-
performance, secondary cache for the i486, Pentium,
680X0, and PowerPC microprocessors. It is organized
as 65,536 words by 36 bits, fabricated with
ISSI
's advanced
CMOS technology. The device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs into
a single monolithic circuit. All synchronous inputs pass through
registers controlled by a positive-edge-triggered single clock
input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one to
four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQP1 and DQ1-DQ8,
BW2
controls DQP2 and
DQ9-DQ16,
BW3
controls DQP3 and DQ17-DQ24,
BW4
controls DQP4 and DQ25-DQ32, conditioned by
BWE
being
LOW. A LOW on
GW
input would cause all bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller) input
pins. Subsequent burst addresses can be generated inter-
nally by the IS61SP6436 and controlled by the
ADV
(burst
address advance) input pin.
Asynchronous signals include output enable (
OE
), sleep mode
input (ZZ), clock (CLK) and burst mode input (MODE). A HIGH
input on the ZZ pin puts the SRAM in the power-down state.
When ZZ is pulled LOW (or no connect), the SRAM normally
operates after three cycles of the wake-up period. A LOW
input, i.e., GND
Q
, on MODE pin selects LINEAR Burst. A V
CCQ
(or no connect) on MODE pin selects INTERLEAVED Burst.
JULY 1999
FAST ACCESS TIME
Symbol
Parameter
-133
-117
-5
-6
-7
-8
Unit
t
KQ
Clock Access Time
5
5
5
6
7
8
ns
t
KC
Cycle Time
7.5
8.5
10
12
13
15
ns
Frequency
133
117
100
83
75
66
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61SP6464 | 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM |
| IS62C1024L-35T | 20 AMP MINIATURE AUTOMOTIVE RELAY, SINGLE OR DUAL |
| IS62C1024L-35TI | 128K x 8 LOW POWER CMOS STATIC RAM |
| IS62C1024L-70Q | 20 AMP MINIATURE DUAL AUTOMOTIVE RELAY - QUIET |
| IS62C1024L-70QI | 128K x 8 LOW POWER CMOS STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61SP6464-100PQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61SP6464100TQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61SP6464-100TQ | 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 64K x 64 5ns 128-Pin TQFP |
| IS61SP6464-6TQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61VF102418A-6.5B3 | 功能描述:靜態(tài)隨機存取存儲器 18Mb,Flow-Through,Sync,1Mb x 18,6.5ns,2.5v I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。